Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Do not generate SystemVerilog parameter syntax when there are 0 parameters #498

Merged
merged 1 commit into from
Jul 30, 2024

Do not gen empty param sv

2a548ed
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Merged

Do not generate SystemVerilog parameter syntax when there are 0 parameters #498

Do not gen empty param sv
2a548ed
Select commit
Loading
Failed to load commit list.

Annotations

2 warnings

This job succeeded