-
Notifications
You must be signed in to change notification settings - Fork 68
Issues: intel/rohd
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Async reset can cause signals to show up late in generated waveforms in some cases
bug
Something isn't working
#528
opened Oct 29, 2024 by
mkorbel1
Consts that Something isn't working
inferWidth
to 0-width generate SystemVerilog with 0-width
bug
#527
opened Oct 14, 2024 by
mkorbel1
Add documentation on Improvements or additions to documentation
enhancement
New feature or request
Interface
s driving/receiving each other
documentation
#524
opened Oct 4, 2024 by
mkorbel1
Allow swizzling on New feature or request
good first issue
Good for newcomers
Iterable
instead of just List
enhancement
#523
opened Oct 4, 2024 by
mkorbel1
When replicating by 1, just return the 1 signal
enhancement
New feature or request
good first issue
Good for newcomers
#522
opened Oct 4, 2024 by
mkorbel1
Add documentation for Improvements or additions to documentation
enhancement
New feature or request
selectIndex
and selectFrom
in the user guide
documentation
#520
opened Oct 4, 2024 by
mkorbel1
PairInterface
cloning should include subInterfaces
as well
enhancement
#519
opened Oct 4, 2024 by
mkorbel1
Swizzle/Subset for LogicNet's
enhancement
New feature or request
#518
opened Oct 4, 2024 by
mkorbel1
Expose & infer New feature or request
good first issue
Good for newcomers
name
on automations like flop
, cases
, mux
, etc.
enhancement
#517
opened Oct 3, 2024 by
mkorbel1
A way to dispose of unnecessary New feature or request
Simulator
subscriptions
enhancement
#516
opened Oct 2, 2024 by
mkorbel1
Interface._setPort
assertion should be an exception
bug
#514
opened Sep 26, 2024 by
mkorbel1
Add SystemVerilog generation control for top of module definition
enhancement
New feature or request
#513
opened Sep 26, 2024 by
mkorbel1
Add automation to help with New feature or request
List
s of signals as ports of a module
enhancement
#512
opened Sep 18, 2024 by
mkorbel1
Dart Static Metaprogramming (macros) for common automation
enhancement
New feature or request
#511
opened Sep 18, 2024 by
mkorbel1
Partial assignment of New feature or request
Logic
indices
enhancement
#510
opened Sep 17, 2024 by
mkorbel1
"Default" values for New feature or request
FiniteStateMachine
s
enhancement
#509
opened Sep 17, 2024 by
mkorbel1
Consistency for math helpers (isPow2, log2Ceil, etc.)
enhancement
New feature or request
#508
opened Sep 17, 2024 by
mkorbel1
Best practices documentation for constructing reusable hardware
documentation
Improvements or additions to documentation
enhancement
New feature or request
#507
opened Sep 16, 2024 by
mkorbel1
Deprecate New feature or request
Port
, move to Logic.port
for API consistency
enhancement
#506
opened Sep 11, 2024 by
mkorbel1
Buggy Assertion that tends to check for submodule contained in a module
bug
Something isn't working
#488
opened Jun 6, 2024 by
sshankar4
Protect New feature or request
Const
from having its value modified
enhancement
#486
opened May 30, 2024 by
mkorbel1
Add New feature or request
selectIndex
directly to LogicArray
(and Logic
?) to enable one-liner accesses in generated SV.
enhancement
#484
opened Apr 29, 2024 by
mkorbel1
Add better tests for simulator phasing
enhancement
New feature or request
#479
opened Apr 2, 2024 by
mkorbel1
Previous Next
ProTip!
Find all open issues with in progress development work with linked:pr.