-
Notifications
You must be signed in to change notification settings - Fork 270
Issues: virtual-labs-archive/vlsi-iiith
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
VLSI-schematic-design-of-pass-transistor-logic & multiplexer_manual
2018-Open
content
enhancement
Status: Open
#141
opened Jun 12, 2018 by
gayatripurigilla
Junk Characters and inconsistency in the Quiz Page of Layout Design
Resolved
Status : On hold
Status: Open
#72
opened Jul 14, 2016 by
BSravanthi
VLSI-lab_list of experiments_theory_content-alignment
2018-Open
bug
content
Status: Open
#133
opened Jun 12, 2018 by
gayatripurigilla
VLSI-lab_list-of-experiments_reference_link-broken-or-not-working
2018-Open
bug
functionality
Status: Open
#134
opened Jun 12, 2018 by
gayatripurigilla
VLSI-all-experiments_computer-science-and-engineering-link
bug
functionality
validated
#135
opened Jun 12, 2018 by
gayatripurigilla
VLSI-schematic design of pass transistor logic & multiplexer_theory-image-link
2018-Open
bug
functionality
Status: Open
#136
opened Jun 12, 2018 by
gayatripurigilla
VLSI-schematic-design-of-pass-transistor_check-quiz-button
2018-Open
bug
functionality
Status: Open
#138
opened Jun 12, 2018 by
gayatripurigilla
VLSI-schematic-design-of -d-latch-and-d-flip-flop_manual
2018-Open
content
enhancement
Status: Open
#139
opened Jun 12, 2018 by
gayatripurigilla
VLSI-schematic-design-of-transistor-level-inverter_simulator
2018-Open
bug
functionality
Status: Open
#140
opened Jun 12, 2018 by
gayatripurigilla
VLSI-layout-design_simulator
2018-Open
content
enhancement
Status: Open
#142
opened Jun 12, 2018 by
gayatripurigilla
VLSI lab_list of experiments_schematic design of transistor level inverter_references
bug
functionality
validated
#146
opened Jun 12, 2018 by
gayatripurigilla
VLSI lab_list of experiments_schematic design of transistor level inverter_simulator
2018-Open
bug
content
Status: Open
#147
opened Jun 12, 2018 by
gayatripurigilla
VLSI lab_list of experiments_layout design_simulator
2018-Open
bug
content
Status: Open
#148
opened Jun 12, 2018 by
gayatripurigilla
VLSI lab_list of experiments_design of d-flip flop using verilog_simulator
2018-Open
bug
content
Status: Open
#149
opened Jun 12, 2018 by
gayatripurigilla
VLSI lab_list of experiments_delay estimation in chain of inverters_simulator
bug
functionality
validated
#151
opened Jun 12, 2018 by
gayatripurigilla
Previous Next
ProTip!
Add no:assignee to see everything that’s not assigned.