Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

VLSI-layout-design_simulator #142

Open
gayatripurigilla opened this issue Jun 12, 2018 · 3 comments
Open

VLSI-layout-design_simulator #142

gayatripurigilla opened this issue Jun 12, 2018 · 3 comments

Comments

@gayatripurigilla
Copy link

Defect description: the pre-quiz for the experiment is not given.steps to reproduce the issue : 1)after logging in vlabs. 2) selecting iiit-hyderabad institute available in the participating institute in the left corner of the webpage. 3) under virtual labs at iiith section , we select VLSI lab. 4)select list of experiments. 5)select design design experiment. 6)select simulator. expected result: pre-quiz questions are expected. actual result : it displays "quiz under construction". screenshot: VLSI9

@kurasaiteja
Copy link

under construction

@yuvrajmakkena
Copy link

yuvrajmakkena commented Dec 23, 2018

Defect description: the pre-quiz for the experiment is not given.steps to reproduce the issue : 1)after logging in vlabs. 2) selecting iiit-hyderabad institute available in the participating institute in the left corner of the webpage. 3) under virtual labs at iiith section , we select VLSI lab. 4)select list of experiments. 5)select design design experiment. 6)select simulator. expected result: pre-quiz questions are expected. actual result : it displays "quiz under construction". screenshot: VLSI9

5.Its "Layout" Design Experiment.

@yuvrajmakkena
Copy link

  • Quiz under construction

There is no hyperlink(href) given.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

No branches or pull requests

4 participants