[prim,ipgen] Fix up some hierarchies of fusesoc cores #3629
Triggered via pull request
December 18, 2024 23:20
a-will
Status
Failure
Total duration
2h 51m 16s
Artifacts
30
ci.yml
on: pull_request
Lint (quick)
3m 23s
Earl Grey for CW310 Hyperdebug
/
Build bitstream
1h 10m
Lint (slow)
11m 22s
Build documentation
5m 50s
Airgapped build
7m 36s
Verible lint
59s
Run OTBN smoke Test
2m 44s
Run OTBN crypto tests
20m 7s
Verilated English Breakfast
8m 5s
Verilated Earl Grey
1h 27m
CW305's Bitstream
15m 39s
Build Docker Containers
2m 36s
Build and test software
17m 25s
CW310 Test ROM Tests
/
FPGA test
3m 54s
CW310 ROM Tests
/
FPGA test
43m 18s
CW310 ROM_EXT Tests
/
FPGA test
4m 47s
CW310 SiVal Tests
/
FPGA test
25m 42s
CW310 SiVal ROM_EXT Tests
/
FPGA test
33m 9s
CW310 Manufacturing Tests
/
FPGA test
29m 29s
CW340 Test ROM Tests
/
FPGA test
3m 20s
CW340 ROM Tests
/
FPGA test
48s
CW340 ROM_EXT Tests
/
FPGA test
5m 55s
CW340 SiVal Tests
/
FPGA test
17m 17s
CW340 SiVal ROM_EXT Tests
/
FPGA test
3m 49s
CW340 Manufacturing Tests
/
FPGA test
6m 50s
Cache bitstreams to GCP
0s
Verify FPGA jobs
38s
Annotations
11 errors
|
Lint (slow)
Countermeasure check failed.
|
|
Lint (slow)
Process completed with exit code 1.
|
|
Lint (slow)
Some target names have banned characters.
|
|
Lint (slow)
Process completed with exit code 1.
|
|
Lint (slow)
Process completed with exit code 1.
|
|
Lint (slow)
Countermeasure check failed.
|
|
Lint (slow)
Process completed with exit code 1.
|
|
CW305's Bitstream
Process completed with exit code 1.
|
|
Build and test software
Process completed with exit code 1.
|
|
|
|
CW310 ROM Tests / FPGA test
Process completed with exit code 3.
|
Artifacts
Produced during runtime
| Name | Size | |
|---|---|---|
|
execute_manuf_fpga_tests_cw310-targets
|
623 Bytes |
|
|
execute_manuf_fpga_tests_cw310-test-results
|
58.2 KB |
|
|
execute_manuf_fpga_tests_cw340-targets
|
280 Bytes |
|
|
execute_manuf_fpga_tests_cw340-test-results
|
17.1 KB |
|
|
execute_rom_ext_fpga_tests_cw310-targets
|
379 Bytes |
|
|
execute_rom_ext_fpga_tests_cw310-test-results
|
4.81 KB |
|
|
execute_rom_ext_fpga_tests_cw340-targets
|
437 Bytes |
|
|
execute_rom_ext_fpga_tests_cw340-test-results
|
7.06 KB |
|
|
execute_rom_fpga_tests_cw310-targets
|
1.75 KB |
|
|
execute_rom_fpga_tests_cw310-test-results
|
45.3 KB |
|
|
execute_rom_fpga_tests_cw340-targets
|
162 Bytes |
|
|
execute_rom_fpga_tests_cw340-test-results
|
201 Bytes |
|
|
execute_sival_fpga_tests_cw310-targets
|
784 Bytes |
|
|
execute_sival_fpga_tests_cw310-test-results
|
36.8 KB |
|
|
execute_sival_fpga_tests_cw340-targets
|
502 Bytes |
|
|
execute_sival_fpga_tests_cw340-test-results
|
40 KB |
|
|
execute_sival_rom_ext_fpga_tests_cw310-targets
|
2.21 KB |
|
|
execute_sival_rom_ext_fpga_tests_cw310-test-results
|
179 KB |
|
|
execute_sival_rom_ext_fpga_tests_cw340-targets
|
435 Bytes |
|
|
execute_sival_rom_ext_fpga_tests_cw340-test-results
|
16.9 KB |
|
|
execute_test_rom_fpga_tests_cw310-targets
|
312 Bytes |
|
|
execute_test_rom_fpga_tests_cw310-test-results
|
2.88 KB |
|
|
execute_test_rom_fpga_tests_cw340-targets
|
258 Bytes |
|
|
execute_test_rom_fpga_tests_cw340-test-results
|
45.4 KB |
|
|
partial-build-bin-chip_earlgrey_cw310
|
6.02 MB |
|
|
partial-build-bin-chip_earlgrey_cw310_hyperdebug
|
6.05 MB |
|
|
partial-build-bin-chip_earlgrey_cw340
|
9.81 MB |
|
|
sw_build_test-test-results
|
75.6 KB |
|
|
verilated_englishbreakfast
|
6.54 MB |
|
|
verilator_earlgrey-test-results
|
8.86 KB |
|