Skip to content

Issues: PyHDI/Pyverilog

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

Codegen arrays
#128 opened Oct 30, 2023 by CapucinedeBoissac
Unsized numbers without base solution
#127 opened Oct 30, 2023 by YSJL
parser error
#126 opened Oct 20, 2023 by 1353369570
Attribute error in parser
#125 opened Oct 15, 2023 by KatCe
Parse Error: Cannot parse a function
#124 opened Oct 15, 2023 by KatCe
AST node
#122 opened Oct 5, 2023 by lijiale6224
Specify statements
#115 opened Feb 2, 2023 by lilasrahis
Parsing Issues
#114 opened Oct 27, 2022 by kwmartin
Parse Error for Inverter Gate
#111 opened Oct 11, 2022 by kwmartin
Parsing Error for integer memories
#110 opened Sep 19, 2022 by kwmartin
dataflow analysis error
#109 opened Aug 8, 2022 by cemery123
Extracting design information via API
#108 opened Aug 4, 2022 by svenka3
About control flow analysis
#105 opened May 25, 2022 by earphonebreaker
error
#96 opened Sep 9, 2021 by 61cc
ProTip! Adding no:label will show everything without a label.