Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

dataflow analysis error #109

Open
cemery123 opened this issue Aug 8, 2022 · 5 comments
Open

dataflow analysis error #109

cemery123 opened this issue Aug 8, 2022 · 5 comments

Comments

@cemery123
Copy link

Hello, I am using Pyvrilog's dataflow analyzer. But it is very strange that he saw an error in the process. The error does not seem to be due to my code, but to the fact that there is no module named Insertcond in Pyverilog. The specific error message is as follows:
### AttributeError: module 'pyverilog.dataflow.reorder' has no attribute 'insertCond'
Do you have any solution to help me solve these problems?

@cemery123
Copy link
Author

I checked the reoder file and the file that reported the error. Only the InsertCond module is missing, I don't know if this is a bug

@ZhiyuanYan
Copy link

Hello, I am using Pyvrilog's dataflow analyzer. But it is very strange that he saw an error in the process. The error does not seem to be due to my code, but to the fact that there is no module named Insertcond in Pyverilog. The specific error message is as follows: ### AttributeError: module 'pyverilog.dataflow.reorder' has no attribute 'insertCond' Do you have any solution to help me solve these problems?

Hi, I also got the same error. Have you solved this problem?

@cemery123
Copy link
Author

Hello, I am using Pyvrilog's dataflow analyzer. But it is very strange that he saw an error in the process. The error does not seem to be due to my code, but to the fact that there is no module named Insertcond in Pyverilog. The specific error message is as follows: ### AttributeError: module 'pyverilog.dataflow.reorder' has no attribute 'insertCond' Do you have any solution to help me solve these problems?

Hi, I also got the same error. Have you solved this problem?

Nope, it seems like there are some errors in PyVerilog and i do not have enough time to revise it. So i choose yosys to analyse my Verilog code, Yosys showinstruction. For controlflow detection i suggest you can try Vivado or Quaturs. But if you have enough time it will be possilble for you to modify the oral code of Pyverilog. I do not know if this reply can help you, but i hope it can find you well.

@ZhiyuanYan
Copy link

Hello, I am using Pyvrilog's dataflow analyzer. But it is very strange that he saw an error in the process. The error does not seem to be due to my code, but to the fact that there is no module named Insertcond in Pyverilog. The specific error message is as follows: ### AttributeError: module 'pyverilog.dataflow.reorder' has no attribute 'insertCond' Do you have any solution to help me solve these problems?

Hi, I also got the same error. Have you solved this problem?

Nope, it seems like there are some errors in PyVerilog and i do not have enough time to revise it. So i choose yosys to analyse my Verilog code, Yosys showinstruction. For controlflow detection i suggest you can try Vivado or Quaturs. But if you have enough time it will be possilble for you to modify the oral code of Pyverilog. I do not know if this reply can help you, but i hope it can find you well.

Receive it. It can help me a lot. Thank you very much!

@cemery123
Copy link
Author

Hello, I am using Pyvrilog's dataflow analyzer. But it is very strange that he saw an error in the process. The error does not seem to be due to my code, but to the fact that there is no module named Insertcond in Pyverilog. The specific error message is as follows: ### AttributeError: module 'pyverilog.dataflow.reorder' has no attribute 'insertCond' Do you have any solution to help me solve these problems?

Hi, I also got the same error. Have you solved this problem?

Nope, it seems like there are some errors in PyVerilog and i do not have enough time to revise it. So i choose yosys to analyse my Verilog code, Yosys showinstruction. For controlflow detection i suggest you can try Vivado or Quaturs. But if you have enough time it will be possilble for you to modify the oral code of Pyverilog. I do not know if this reply can help you, but i hope it can find you well.

Receive it. It can help me a lot. Thank you very much!

My pleasure, Good luck in your Phd journey.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants