Skip to content

This repo stores original verilog-based codes for employing Fully-Connected Layer and 1-d Convolutional Layer into Xilinx Zynq 7000 SoC

Notifications You must be signed in to change notification settings

EricZhang1412/ASIC_for_ML-in-Hardware

About

This repo stores original verilog-based codes for employing Fully-Connected Layer and 1-d Convolutional Layer into Xilinx Zynq 7000 SoC

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published