repositories Search Results · repo:EricZhang1412/ASIC_for_ML-in-Hardware language:VHDL
Filter by
0 files
(68 ms)0 files
inEricZhang1412/ASIC_for_ML-in-Hardware (press backspace or delete to remove)This repo stores original verilog-based codes for employing Fully-Connected Layer and 1-d Convolutional Layer into Xilinx Zynq 7000 SoC
- VHDL
- 0
- Updated on May 17
Sponsor open source projects you depend on
Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projectsProTip!
Press the /
key to activate the search input again and adjust your query.Sponsor open source projects you depend on
Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projectsProTip!
Press the /
key to activate the search input again and adjust your query.