Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Rework default testbench #1093

Merged
merged 10 commits into from
Nov 9, 2024
Merged

Rework default testbench #1093

merged 10 commits into from
Nov 9, 2024

Conversation

stnolting
Copy link
Owner

The testbench was an artifact of the very early days of this project. This PR provides a full make-over to cleanup the testbench and to make it more flexible.

⚠️ Rename UART simulation-mode log file names:

  • neorv32.uart0.sim_mode.text.out -> neorv32.uart0_sim_mode.out
  • neorv32.uart1.sim_mode.text.out -> neorv32.uart1_sim_mode.out

@stnolting stnolting added optimization Make things faster, smaller and more efficient cleanup Clean-up the codebase labels Nov 9, 2024
@stnolting stnolting self-assigned this Nov 9, 2024
@stnolting stnolting marked this pull request as ready for review November 9, 2024 23:51
@stnolting stnolting merged commit f1ee1bd into main Nov 9, 2024
7 checks passed
@stnolting stnolting deleted the rework_testbench branch November 9, 2024 23:56
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
cleanup Clean-up the codebase optimization Make things faster, smaller and more efficient
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant