Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

target/riscv: early exit support for memory access operations #1134

Merged
merged 1 commit into from
Sep 30, 2024

Commits on Sep 27, 2024

  1. target/riscv: early exit support for memory access operations

    (1) Error code and 'skip_reason' string were replaced with memory access
        status. It allows to specify whether OpenOCD should exit the access
        early.
    (2) Slightly refactored 'read_memory' and 'write_memory' functions.
    
    Checkpatch-ignore: MACRO_ARG_PRECEDENCE, MULTISTATEMENT_MACRO_USE_DO_WHILE
    Checkpatch-ignore: TRAILING_SEMICOLON
    Signed-off-by: Farid Khaydari <[email protected]>
    fk-sc committed Sep 27, 2024
    Configuration menu
    Copy the full SHA
    173086a View commit details
    Browse the repository at this point in the history