New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Fix indent level variable name for verilog-mode #702

Merged

manateelazycat merged 1 commit into manateelazycat:master from ezchi:ezchi/fix-indent-level-variable-name-for-verilog-mode

Aug 26, 2023

Contributor

ezchi commented Aug 25, 2023

No description provided.


          Fix indent level variable name for verilog-mode

ba33e27

manateelazycat merged commit 16670a0 into manateelazycat:master

1 check passed

Owner

manateelazycat commented Aug 26, 2023

thanks

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet