Skip to content

[multitop] Refactor DIF and testutils #5889

[multitop] Refactor DIF and testutils

[multitop] Refactor DIF and testutils #5889

Triggered via pull request February 12, 2025 14:05
Status Success
Total duration 3h 53m 10s
Artifacts 31

ci.yml

on: pull_request
Earl Grey for CW310  /  Build bitstream
2m 59s
Earl Grey for CW310 / Build bitstream
Earl Grey for CW340  /  Build bitstream
1h 32m
Earl Grey for CW340 / Build bitstream
Earl Grey for CW310 Hyperdebug  /  Build bitstream
1h 4m
Earl Grey for CW310 Hyperdebug / Build bitstream
Lint (slow)
12m 23s
Lint (slow)
Build documentation
5m 26s
Build documentation
Airgapped build
11m 26s
Airgapped build
Verible lint
1m 9s
Verible lint
Run OTBN smoke Test
3m 28s
Run OTBN smoke Test
Run OTBN crypto tests
2m 56s
Run OTBN crypto tests
Verilated English Breakfast
3m 37s
Verilated English Breakfast
Verilated Earl Grey
1h 8m
Verilated Earl Grey
CW305's Bitstream
2m 28s
CW305's Bitstream
Build Docker Containers
3m 14s
Build Docker Containers
Build and test software
20m 32s
Build and test software
Build and test Darjeeling software
3m 42s
Build and test Darjeeling software
QEMU smoketest
2m 25s
QEMU smoketest
CW310 Test ROM Tests  /  FPGA test
4m 17s
CW310 Test ROM Tests / FPGA test
CW310 ROM Tests  /  FPGA test
38m 20s
CW310 ROM Tests / FPGA test
CW340 Test ROM Tests  /  FPGA test
3m 18s
CW340 Test ROM Tests / FPGA test
CW340 ROM Tests  /  FPGA test
42s
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
5m 10s
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
16m 8s
CW340 SiVal Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
5m 16s
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
39m 30s
CW340 Manufacturing Tests / FPGA test
Hyper310 ROM_EXT Tests  /  FPGA test
11m 16s
Hyper310 ROM_EXT Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
22m 35s
CW310 SiVal Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
33m 17s
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 Manufacturing Tests  /  FPGA test
27m 51s
CW310 Manufacturing Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
33s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

9 errors
Verilated English Breakfast
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Some target names have banned characters.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Process completed with exit code 1.
Lint (slow)
Countermeasure check failed.
Lint (slow)
Process completed with exit code 1.
Build and test software
Process completed with exit code 1.

Artifacts

Produced during runtime
Name Size
chip_englishbreakfast_cw305
1.39 MB
execute_manuf_fpga_tests_cw310-targets
623 Bytes
execute_manuf_fpga_tests_cw310-test-results
58.8 KB
execute_manuf_fpga_tests_cw340-targets
594 Bytes
execute_manuf_fpga_tests_cw340-test-results
55.5 KB
execute_rom_ext_fpga_tests_cw310-targets
598 Bytes
execute_rom_ext_fpga_tests_cw310-test-results
31.3 KB
execute_rom_ext_fpga_tests_cw340-targets
427 Bytes
execute_rom_ext_fpga_tests_cw340-test-results
7.06 KB
execute_rom_fpga_tests_cw310-targets
1.73 KB
execute_rom_fpga_tests_cw310-test-results
46.1 KB
execute_rom_fpga_tests_cw340-targets
162 Bytes
execute_rom_fpga_tests_cw340-test-results
201 Bytes
execute_sival_fpga_tests_cw310-targets
784 Bytes
execute_sival_fpga_tests_cw310-test-results
38.1 KB
execute_sival_fpga_tests_cw340-targets
507 Bytes
execute_sival_fpga_tests_cw340-test-results
40.2 KB
execute_sival_rom_ext_fpga_tests_cw310-targets
2.27 KB
execute_sival_rom_ext_fpga_tests_cw310-test-results
188 KB
execute_sival_rom_ext_fpga_tests_cw340-targets
449 Bytes
execute_sival_rom_ext_fpga_tests_cw340-test-results
19.5 KB
execute_test_rom_fpga_tests_cw310-targets
326 Bytes
execute_test_rom_fpga_tests_cw310-test-results
3.26 KB
execute_test_rom_fpga_tests_cw340-targets
258 Bytes
execute_test_rom_fpga_tests_cw340-test-results
44.4 KB
partial-build-bin-chip_earlgrey_cw310
6.02 MB
partial-build-bin-chip_earlgrey_cw310_hyperdebug
5.97 MB
partial-build-bin-chip_earlgrey_cw340
9.9 MB
sw_build_test-test-results
73.5 KB
verilated_englishbreakfast
7.03 MB
verilator_earlgrey-test-results
9.06 KB