Skip to content
wirelength_analyzer

[pull] master from Xilinx:master #187

Sign in to view logs

[pull] master from Xilinx:master

[pull] master from Xilinx:master #187

Triggered via pull request October 25, 2024 21:04
@eddieh-xlnxeddieh-xlnx
synchronize #30
Xilinx:master
Status Success
Total duration 29m 5s
Artifacts –

wirelength_analyzer.yml

on: pull_request
unittests
3m 51s
unittests
Fit to window
Zoom out
Zoom in