Skip to content

Actions: diffblue/hw-cbmc

Actions

Build and Test HW-CBMC

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
pull-request-checks.yaml
1,289 workflow run results
1,289 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

fixes for JSON traces Build and Test HW-CBMC #2023: Pull request #596 synchronize by kroening
July 13, 2024 19:35 1m 48s json-trace-fixup
json-trace-fixup
July 13, 2024 19:35 1m 48s
fixes for JSON traces Build and Test HW-CBMC #2022: Pull request #596 opened by kroening
July 13, 2024 19:29 1m 53s json-trace-fixup
json-trace-fixup
July 13, 2024 19:29 1m 53s
SystemVerilog: final immediate assertions Build and Test HW-CBMC #2021: Pull request #594 synchronize by kroening
July 13, 2024 14:55 13m 41s assert-final
assert-final
July 13, 2024 14:55 13m 41s
SystemVerilog: final immediate assertions Build and Test HW-CBMC #2020: Pull request #594 synchronize by kroening
July 13, 2024 14:24 1m 49s assert-final
assert-final
July 13, 2024 14:24 1m 49s
SystemVerilog: align assertion-related rules with 1800-2017 Build and Test HW-CBMC #2019: Pull request #595 opened by kroening
July 13, 2024 14:23 1m 50s assertion_item
assertion_item
July 13, 2024 14:23 1m 50s
SystemVerilog: final immediate assertions Build and Test HW-CBMC #2018: Pull request #594 opened by kroening
July 13, 2024 13:47 1m 46s assert-final
assert-final
July 13, 2024 13:47 1m 46s
Verilog: lowering for concatenation of aval/bval encoded vectors Build and Test HW-CBMC #2017: Pull request #564 synchronize by kroening
July 13, 2024 00:31 1m 55s aval-bval-concatenation
aval-bval-concatenation
July 13, 2024 00:31 1m 55s
Verilog logical (in)equality expression Build and Test HW-CBMC #2016: Pull request #593 opened by kroening
July 13, 2024 00:28 6h 0m 32s verilog_equality
verilog_equality
July 13, 2024 00:28 6h 0m 32s
Verilog: lowering for concatenation of aval/bval encoded vectors Build and Test HW-CBMC #2015: Pull request #564 synchronize by kroening
July 13, 2024 00:28 1m 39s aval-bval-concatenation
aval-bval-concatenation
July 13, 2024 00:28 1m 39s
bump cbmc to 6.0.1 Build and Test HW-CBMC #2014: Pull request #592 opened by kroening
July 13, 2024 00:26 2m 38s bump-cbmc-6.0.1
bump-cbmc-6.0.1
July 13, 2024 00:26 2m 38s
Verilog: lowering for concatenation of aval/bval encoded vectors Build and Test HW-CBMC #2013: Pull request #564 synchronize by kroening
July 13, 2024 00:23 1m 41s aval-bval-concatenation
aval-bval-concatenation
July 13, 2024 00:23 1m 41s
Verilog: lowering for concatenation of aval/bval encoded vectors Build and Test HW-CBMC #2012: Pull request #564 synchronize by kroening
July 12, 2024 22:46 1m 46s aval-bval-concatenation
aval-bval-concatenation
July 12, 2024 22:46 1m 46s
Merge pull request #585 from diffblue/cond_for_comment Build and Test HW-CBMC #2011: Commit 80e2eee pushed by kroening
July 12, 2024 19:08 2m 4s main
main
July 12, 2024 19:08 2m 4s
Verilog: generate property description prior to expression synthesis Build and Test HW-CBMC #2010: Pull request #585 synchronize by kroening
July 12, 2024 19:06 1m 58s cond_for_comment
cond_for_comment
July 12, 2024 19:06 1m 58s
Merge pull request #591 from diffblue/verilog_precedencet Build and Test HW-CBMC #2009: Commit c0ef1df pushed by tautschnig
July 12, 2024 12:33 3m 24s main
main
July 12, 2024 12:33 3m 24s
liveness-to-safety for IC3 and BDDs Build and Test HW-CBMC #2008: Pull request #498 synchronize by kroening
July 11, 2024 00:41 2m 24s ic3-liveness-to-safety
ic3-liveness-to-safety
July 11, 2024 00:41 2m 24s
liveness-to-safety for IC3 and BDDs Build and Test HW-CBMC #2007: Pull request #498 synchronize by kroening
July 11, 2024 00:24 1m 36s ic3-liveness-to-safety
ic3-liveness-to-safety
July 11, 2024 00:24 1m 36s
introduce verilog_precedencet Build and Test HW-CBMC #2006: Pull request #591 synchronize by kroening
July 11, 2024 00:15 2m 18s verilog_precedencet
verilog_precedencet
July 11, 2024 00:15 2m 18s
introduce verilog_precedencet Build and Test HW-CBMC #2005: Pull request #591 synchronize by kroening
July 11, 2024 00:01 2m 28s verilog_precedencet
verilog_precedencet
July 11, 2024 00:01 2m 28s
introduce verilog_precedencet Build and Test HW-CBMC #2004: Pull request #591 opened by kroening
July 10, 2024 22:32 1m 56s verilog_precedencet
verilog_precedencet
July 10, 2024 22:32 1m 56s
liveness-to-safety for IC3 and BDDs Build and Test HW-CBMC #2003: Pull request #498 synchronize by kroening
July 10, 2024 19:57 1m 54s ic3-liveness-to-safety
ic3-liveness-to-safety
July 10, 2024 19:57 1m 54s
Merge pull request #586 from diffblue/netlist-trace2 Build and Test HW-CBMC #2002: Commit a0df895 pushed by kroening
July 10, 2024 19:55 1m 52s main
main
July 10, 2024 19:55 1m 52s
AIG engine: fix for new symbols for fresh inputs Build and Test HW-CBMC #2001: Pull request #586 synchronize by kroening
July 10, 2024 19:54 1m 53s netlist-trace2
netlist-trace2
July 10, 2024 19:54 1m 53s
Merge pull request #589 from diffblue/homebrew-formula Build and Test HW-CBMC #2000: Commit f1f38b9 pushed by kroening
July 10, 2024 19:52 2m 9s main
main
July 10, 2024 19:52 2m 9s
Merge pull request #588 from diffblue/output_filet Build and Test HW-CBMC #1999: Commit f59c64d pushed by kroening
July 10, 2024 19:51 2m 5s main
main
July 10, 2024 19:51 2m 5s