Skip to content

Issues: chipsalliance/synlig

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

69 Open 181 Closed
69 Open 181 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

read_systemverilog generates bad netlist for simple module
#2717 opened Dec 24, 2024 by kcameron4456
How to define a DEFINE is not documented
#2710 opened Dec 18, 2024 by rodrigomelo9
Assignment inside for loop causes SEGV
#2692 opened Dec 4, 2024 by matsud224
Segfault with certain typedef names
#2647 opened Nov 12, 2024 by s-holst
4
Invalid counter synthesis
#2624 opened Oct 22, 2024 by RustamC
5
casting to a vector of a given width not working properly bug Something isn't working
#2618 opened Oct 17, 2024 by jeras
2
Synlig has a problem with nested if else
#2505 opened Aug 4, 2024 by Kreijstal
3
Synthesis fail for opl3 example
#2433 opened May 23, 2024 by TarikHamedovic
2
Can't find top module when using plugin
#2430 opened Apr 27, 2024 by zaun
3
Install script is not Apple M* or ARM compatible
#2429 opened Apr 26, 2024 by zaun
1
Incorrect bit width of SV signal produced by "read_systemverilog"
#2428 opened Apr 26, 2024 by YikeZhou
Assert struct_ranges.size() <= (wire_node->multirange_dimensions.size() / 2) failed
#2427 opened Apr 26, 2024 by YikeZhou
Segmentation fault related to "bind" construct
#2426 opened Apr 26, 2024 by YikeZhou
1
"output int" (signed) in SV is translated into "output" (unsigned) in V
#2425 opened Apr 26, 2024 by YikeZhou
Encountered unhandled typespec in process_typespec_member: '' of type 'array_typespec'
#2424 opened Apr 26, 2024 by YikeZhou
Build error on MacOS
#2421 opened Apr 18, 2024 by gussmith23
1
Crash on reading file with assertions
#2410 opened Apr 13, 2024 by jjjt-git
2
Windows support?
#2395 opened Apr 1, 2024 by RogerSanders
3
ERROR: incompatible mix of lookahead and non-lookahead IDs in LHS expression. in yosys
#2378 opened Mar 21, 2024 by yosyssyn
ERROR: Assert `size >= 1' failed in /root/synlig/synlig/frontends/systemverilog/uhdm_ast.cc:751.
#2377 opened Mar 21, 2024 by yosyssyn
4
SystemVerilog accessing slice of Union member not handled
#2353 opened Mar 1, 2024 by rherveille
Module not found
#2322 opened Feb 9, 2024 by rodrigomelo9
2
version `GLIBC_2.35' not found
#2310 opened Feb 4, 2024 by rodrigomelo9
11
Getting Assert `inst failed in /systemverilog/uhdm_ast.cc
#2264 opened Jan 9, 2024 by shaggypf
1
fsm_encoding attribute is not passed to Yosys
#2263 opened Jan 9, 2024 by gkamendje
ProTip! Mix and match filters to narrow down what you’re looking for.