Skip to content

Commit

Permalink
Include assertion header where asserts are used
Browse files Browse the repository at this point in the history
  • Loading branch information
calebofearth committed Sep 21, 2024
1 parent bfe7ab6 commit 513f7e3
Show file tree
Hide file tree
Showing 6 changed files with 15 additions and 0 deletions.
1 change: 1 addition & 0 deletions src/axi/rtl/axi_dma_ctrl.sv
Original file line number Diff line number Diff line change
Expand Up @@ -74,6 +74,7 @@ import soc_ifc_pkg::*;
// Imports //
// --------------------------------------- //
import axi_dma_reg_pkg::*;
`include "caliptra_prim_assert.sv"


// --------------------------------------- //
Expand Down
1 change: 1 addition & 0 deletions src/axi/rtl/axi_mgr_rd.sv
Original file line number Diff line number Diff line change
Expand Up @@ -45,6 +45,7 @@ module axi_mgr_rd import axi_pkg::*; #(
// --------------------------------------- //
// Imports //
// --------------------------------------- //
`include "caliptra_prim_assert.sv"


// --------------------------------------- //
Expand Down
1 change: 1 addition & 0 deletions src/axi/rtl/axi_mgr_wr.sv
Original file line number Diff line number Diff line change
Expand Up @@ -45,6 +45,7 @@ module axi_mgr_wr import axi_pkg::*; #(
// --------------------------------------- //
// Imports //
// --------------------------------------- //
`include "caliptra_prim_assert.sv"


// --------------------------------------- //
Expand Down
2 changes: 2 additions & 0 deletions src/axi/rtl/axi_sub_arb.sv
Original file line number Diff line number Diff line change
Expand Up @@ -78,6 +78,8 @@ module axi_sub_arb import axi_pkg::*; #(
input logic [DW-1:0] rdata // Requires: Component dwidth == AXI dwidth
);

`include "caliptra_prim_assert.sv"

logic r_pri; // Priority to reads
logic r_win;

Expand Down
5 changes: 5 additions & 0 deletions src/axi/rtl/axi_sub_rd.sv
Original file line number Diff line number Diff line change
Expand Up @@ -66,6 +66,11 @@ module axi_sub_rd import axi_pkg::*; #(
input logic [DW-1:0] rdata // Requires: Component dwidth == AXI dwidth
);

// --------------------------------------- //
// Imports //
// --------------------------------------- //
`include "caliptra_prim_assert.sv"

// --------------------------------------- //
// Localparams/Typedefs //
// --------------------------------------- //
Expand Down
5 changes: 5 additions & 0 deletions src/axi/rtl/axi_sub_wr.sv
Original file line number Diff line number Diff line change
Expand Up @@ -63,6 +63,11 @@ module axi_sub_wr import axi_pkg::*; #(

);

// --------------------------------------- //
// Imports //
// --------------------------------------- //
`include "caliptra_prim_assert.sv"

// --------------------------------------- //
// Localparams/Typedefs //
// --------------------------------------- //
Expand Down

0 comments on commit 513f7e3

Please sign in to comment.