[RTL] Remove QSPI/UART and merge AXI module tweaks from FPGA testing #427
This workflow graph cannot be shown
A graph will be generated the next time this workflow is run.
Annotations
1 error
Invalid workflow file:
.github/workflows/pull_request.yml#L14
error parsing called workflow
".github/workflows/pull_request.yml"
-> "./.github/workflows/pre-run-check.yml"
: You have an error in your yaml syntax on line 172
|