Skip to content

[RTL] Remove QSPI/UART and merge AXI module tweaks from FPGA testing #426

[RTL] Remove QSPI/UART and merge AXI module tweaks from FPGA testing

[RTL] Remove QSPI/UART and merge AXI module tweaks from FPGA testing #426

Triggered via pull request October 31, 2024 19:17
Status Failure
Total duration
Artifacts

This workflow graph cannot be shown

A graph will be generated the next time this workflow is run.

Annotations

1 error
Invalid workflow file: .github/workflows/pull_request.yml#L14
error parsing called workflow ".github/workflows/pull_request.yml" -> "./.github/workflows/pre-run-check.yml" : You have an error in your yaml syntax on line 172