Skip to content

[RTL] Remove QSPI/UART and merge AXI module tweaks from FPGA testing #416

[RTL] Remove QSPI/UART and merge AXI module tweaks from FPGA testing

[RTL] Remove QSPI/UART and merge AXI module tweaks from FPGA testing #416

Annotations

2 warnings

verilator  /  Verilator (smoke_test_kv_uds_reset)

succeeded Oct 30, 2024 in 9m 5s