Skip to content
VeeR-EL2 CI

Update FENCE/FENCE.I decoding #413

Sign in to view logs

Update FENCE/FENCE.I decoding

Update FENCE/FENCE.I decoding #413

Re-run triggered November 27, 2023 08:32
@mkurc-antmkurc-ant
#138
antmicro:mkurc/fix-fence
Status Failure
Total duration 19m 58s
Artifacts 9

ci.yml

on: pull_request
Matrix: Build-Verilator / Build Verilator
Build-Spike  /  Build Spike
10s
Build-Spike / Build Spike
Matrix: Test-Verification / Verification tests
Matrix: Test-Regression / Regression tests
Test-Microarchitectural  /  Lint microarchitectural tests
21s
Test-Microarchitectural / Lint microarchitectural tests
Test-UVM  /  UVM tests
3m 29s
Test-UVM / UVM tests
Matrix: Test-Microarchitectural / Microarchitectural tests
Test-RISCV-DV  /  Generate configs
11s
Test-RISCV-DV / Generate configs
Matrix: Test-RISCOF / Run RISCOF tests
Test-RISCV-DV  /  Download Renode
14s
Test-RISCV-DV / Download Renode
Test-RISCV-DV  /  Build VeeR-ISS
39s
Test-RISCV-DV / Build VeeR-ISS
Matrix: Test-RISCV-DV / Generate code for tests
Matrix: Test-RISCV-DV / Run RISC-V DV tests
Report-Coverage  /  Coverage report
Report-Coverage / Coverage report
Publish-to-GH-Pages  /  Build and Main Deploy
Publish-to-GH-Pages / Build and Main Deploy
Fit to window
Zoom out
Zoom in

Annotations

15 errors and 19 warnings
Test-RISCV-DV / Generate code for tests (riscv_full_interrupt_test, uvm)
Process completed with exit code 2.
Test-RISCV-DV / Generate code for tests (riscv_non_compressed_instr_test, uvm)
Process completed with exit code 2.
Test-RISCV-DV / Generate code for tests (riscv_mmu_stress_test, uvm)
Process completed with exit code 2.
Test-RISCV-DV / Generate code for tests (riscv_illegal_instr_test, uvm)
Process completed with exit code 2.
Test-RISCV-DV / Generate code for tests (riscv_loop_test, uvm)
Process completed with exit code 2.
Test-RISCV-DV / Generate code for tests (riscv_pmp_test, uvm)
Process completed with exit code 2.
Test-RISCV-DV / Generate code for tests (riscv_ebreak_debug_mode_test, uvm)
Process completed with exit code 2.
Test-RISCV-DV / Generate code for tests (riscv_jump_stress_test, uvm)
Process completed with exit code 2.
Test-RISCV-DV / Generate code for tests (riscv_no_fence_test, uvm)
Process completed with exit code 2.
Test-RISCV-DV / Generate code for tests (riscv_ebreak_test, uvm)
Process completed with exit code 2.
Test-RISCV-DV / Generate code for tests (riscv_unaligned_load_store_test, uvm)
Process completed with exit code 2.
Test-RISCV-DV / Generate code for tests (riscv_rand_instr_test, uvm)
Process completed with exit code 2.
Test-RISCV-DV / Generate code for tests (riscv_arithmetic_basic_test, uvm)
Process completed with exit code 2.
Test-RISCV-DV / Generate code for tests (riscv_rand_jump_test, uvm)
Process completed with exit code 2.
Test-RISCV-DV / Generate code for tests (riscv_hint_instr_test, uvm)
Process completed with exit code 2.
Test-RISCOF / Run RISCOF tests (toggle)
The following actions uses node12 which is deprecated and will be forced to run on node16: nanzm/[email protected], actions/cache@v2, actions/checkout@v2. For more info: https://github.blog/changelog/2023-06-13-github-actions-all-actions-will-run-on-node16-instead-of-node12-by-default/
Test-RISCOF / Run RISCOF tests (toggle)
The `set-output` command is deprecated and will be disabled soon. Please upgrade to using Environment Files. For more information see: https://github.blog/changelog/2022-10-11-github-actions-deprecating-save-state-and-set-output-commands/
Test-RISCOF / Run RISCOF tests (branch)
The following actions uses node12 which is deprecated and will be forced to run on node16: nanzm/[email protected], actions/cache@v2, actions/checkout@v2. For more info: https://github.blog/changelog/2023-06-13-github-actions-all-actions-will-run-on-node16-instead-of-node12-by-default/
Test-RISCOF / Run RISCOF tests (branch)
The `set-output` command is deprecated and will be disabled soon. Please upgrade to using Environment Files. For more information see: https://github.blog/changelog/2022-10-11-github-actions-deprecating-save-state-and-set-output-commands/
Test-RISCV-DV / Generate code for tests (riscv_full_interrupt_test, uvm)
No files were found with the provided path: tools/riscv-dv/work/**/asm_test/*.S. No artifacts will be uploaded.
Test-RISCV-DV / Generate code for tests (riscv_non_compressed_instr_test, uvm)
No files were found with the provided path: tools/riscv-dv/work/**/asm_test/*.S. No artifacts will be uploaded.
Test-RISCV-DV / Generate code for tests (riscv_mmu_stress_test, uvm)
No files were found with the provided path: tools/riscv-dv/work/**/asm_test/*.S. No artifacts will be uploaded.
Test-RISCV-DV / Generate code for tests (riscv_illegal_instr_test, uvm)
No files were found with the provided path: tools/riscv-dv/work/**/asm_test/*.S. No artifacts will be uploaded.
Test-RISCV-DV / Generate code for tests (riscv_loop_test, uvm)
No files were found with the provided path: tools/riscv-dv/work/**/asm_test/*.S. No artifacts will be uploaded.
Test-RISCV-DV / Generate code for tests (riscv_pmp_test, uvm)
No files were found with the provided path: tools/riscv-dv/work/**/asm_test/*.S. No artifacts will be uploaded.
Test-RISCV-DV / Generate code for tests (riscv_ebreak_debug_mode_test, uvm)
No files were found with the provided path: tools/riscv-dv/work/**/asm_test/*.S. No artifacts will be uploaded.
Test-RISCV-DV / Generate code for tests (riscv_jump_stress_test, uvm)
No files were found with the provided path: tools/riscv-dv/work/**/asm_test/*.S. No artifacts will be uploaded.
Test-RISCV-DV / Generate code for tests (riscv_no_fence_test, uvm)
No files were found with the provided path: tools/riscv-dv/work/**/asm_test/*.S. No artifacts will be uploaded.
Test-RISCV-DV / Generate code for tests (riscv_ebreak_test, uvm)
No files were found with the provided path: tools/riscv-dv/work/**/asm_test/*.S. No artifacts will be uploaded.
Test-RISCV-DV / Generate code for tests (riscv_unaligned_load_store_test, uvm)
No files were found with the provided path: tools/riscv-dv/work/**/asm_test/*.S. No artifacts will be uploaded.
Test-RISCV-DV / Generate code for tests (riscv_rand_instr_test, uvm)
No files were found with the provided path: tools/riscv-dv/work/**/asm_test/*.S. No artifacts will be uploaded.
Test-RISCV-DV / Generate code for tests (riscv_arithmetic_basic_test, uvm)
No files were found with the provided path: tools/riscv-dv/work/**/asm_test/*.S. No artifacts will be uploaded.
Test-RISCV-DV / Generate code for tests (riscv_rand_jump_test, uvm)
No files were found with the provided path: tools/riscv-dv/work/**/asm_test/*.S. No artifacts will be uploaded.
Test-RISCV-DV / Generate code for tests (riscv_hint_instr_test, uvm)
No files were found with the provided path: tools/riscv-dv/work/**/asm_test/*.S. No artifacts will be uploaded.

Artifacts

Produced during runtime
Name Size
regression_tests_coverage_data Expired
573 KB
riscof-report Expired
169 KB
riscof_coverage_data Expired
74.4 KB
riscv-dv_generated_code_pyflow Expired
685 KB
uarch_tests_coverage_data Expired
118 KB
uarch_tests_logs Expired
3.48 MB
uvm_test_output Expired
34.9 KB
verification_dashboard Expired
43.5 KB
verification_tests_coverage_data Expired
57.5 KB