CI #7185
rslawsonci.yml
on: schedule
Build dependencies
2m 22s
bittide-instances hardware-in-the-loop test matrix generation
23s
bittide-instances synthesis matrix generation
23s
bittide-experiments unittests
1m 7s
Bittide tests
7m 25s
Rust Lints
51s
Firmware Support Unit Tests
3m 46s
Firmware Limit Checks
52s
bittide-instances doctests
2m 29s
bittide-instances unittests
3m 14s
Matrix: synth
Matrix: HITL
All jobs finished
4s
Annotations
7 warnings
|
synth (gatherUnit1KReducedPins, pnr)
Delete stale container networks failed, docker network prune fail with exit code 1
|
|
synth (switchCalendar1k, hdl)
Docker rm fail with exit code 1
|
|
HITL (boardTestSimple, test)
No files were found with the provided path: _build/vivado/*/ila-data
_build/hitl/*. No artifacts will be uploaded.
|
|
HITL (fincFdecTests, test)
No files were found with the provided path: _build/vivado/*/ila-data
_build/hitl/*. No artifacts will be uploaded.
|
|
HITL (linkConfigurationTest, test)
No files were found with the provided path: _build/vivado/*/ila-data
_build/hitl/*. No artifacts will be uploaded.
|
|
HITL (syncInSyncOut, test)
No files were found with the provided path: _build/vivado/*/ila-data
_build/hitl/*. No artifacts will be uploaded.
|
|
HITL (transceiversUpTest, test)
No files were found with the provided path: _build/vivado/*/ila-data
_build/hitl/*. No artifacts will be uploaded.
|
Artifacts
Produced during runtime
| Name | Size | |
|---|---|---|
|
CC-HITLT Plot Sources
|
4.03 MB |
|
|
Clock Control Reports
|
979 KB |
|
|
_build-boardTestExtended-debug
|
347 KB |
|
|
_build-dnaOverSerial-debug
|
5.61 KB |
|
|
_build-swCcTopologyTest-debug
|
68.5 MB |
|
|
_build-temperatureMonitor-debug
|
317 KB |
|
|
_build-vexRiscvTcpTest-debug
|
93.8 KB |
|
|
_build-vexRiscvTest-debug
|
203 KB |
|