Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Ci test #34

Open
wants to merge 54 commits into
base: master
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
54 commits
Select commit Hold shift + click to select a range
add640c
realtek: Add support for RTL9300/RTL9310 I2C controller
Dec 11, 2021
07742be
realtek: Add support for RTL9300/RTL9310 I2C multiplexing
Dec 11, 2021
41939b9
realtek: Add support for SFP EEPROM-access over SMBus
Jan 16, 2022
7a823c3
realtek: Create rtl838x subtarget
Dec 28, 2021
c7c44fa
realtek: Set RTL838X sub-target specific properties
Dec 28, 2021
8108fdf
realtek: Add Makefile for RTL839x sub-architecture
Dec 28, 2021
f98db14
realtek: Add initial kernel config for RTL838x sub-target
Dec 28, 2021
24d6077
realtek: Create rtl838x sub-target specific makefiles
Dec 29, 2021
42d20c3
realtek: Create 4 different Realtek Platforms
Dec 29, 2021
29e2758
realtek: Optimize kernel configuration for RTL838X
Dec 29, 2021
9f26a05
realtek: Change Platform defines to depend on CONFIG_RTL83XX
Dec 30, 2021
618b052
realtek: Enable Multithreading support in prom.c
Dec 30, 2021
f8fd7c7
realtek: Add kernel config for RTL839x SoCs
Dec 31, 2021
f3e4d18
realtek: Add VPE support for the IRQ driver
Dec 31, 2021
ee41795
realtek: Update RTL838X DTS to new Realtek IRQ controller notation
Jan 13, 2022
6c42965
realtek: Update rtl839x.dtsi to work with the realtek,rtl-intc contro…
Dec 31, 2021
25964ba
realtek: Add support for ZyXEL GS1900-48 Switch
Dec 31, 2021
0415bfd
realtek: Increase zone size for Ethernet driver DMA
Dec 31, 2021
50a41fc
realtek: Fix RTL839x TX CPU-Tag
Dec 31, 2021
e4ab10a
realtek: rename rtl838x_reg structure
Jan 1, 2022
b0e69b1
realtek: Fix RTL931X-specific Ethernet driver functions
Jan 1, 2022
1877797
realtek: Add SerDes access functions for RTL931X
Jan 10, 2022
3f2900c
realtek: fix RTL839X receive tag decoding
Jan 1, 2022
4a64fe4
realtek: Fix Ethernet driver IRQ service routine for SMP
Jan 1, 2022
b114643
realtek: Fix RTL931X Ethernet driver
Jan 2, 2022
cc2f1df
realtek: Replace the RTL9300 generic timer with a CEVT timer
Jan 6, 2022
643fd76
realtek: Use new CEVT timer
Jan 7, 2022
8445bcb
realtek: Adding RTL930X sub-target
Jan 10, 2022
ae47dea
realtek: Improve IRQ request in Ethernet driver
Jan 11, 2022
ff30f99
realtek: Remove RTL838X PHY firmware from RTL839X kernel
Jan 12, 2022
621e0ce
realtek: Use SerDes Information from .dts for phylink config
Jan 13, 2022
7988d3a
realtek: Allow PHY-IDs to differ from Port numbers
Jan 16, 2022
939e78a
realtek: Add support for detecting RTL9303 SoCs
Jan 16, 2022
67e9669
realtek: Improve MAC config handling for all SoCs
Jan 17, 2022
ce4ef1f
realtek: Add SDS configuration routines for the RTL93XX platforms
Jan 17, 2022
09ad0d7
realtek: Add RTL930X sub-target
Jan 17, 2022
ed3de41
realtek: Add GPIO support for RTL930X and RTL931X
Jan 17, 2022
9b5d24e
realtek: Add support for ZxXEL XGS1250-12 Switch
Jan 17, 2022
658a43d
realtek: Cleanup setting inner/outer PVID and Ingress/Egres VLAN filt…
Jan 17, 2022
9fa8d83
realtek: Backport LAG functionality for DSA
Jan 18, 2022
bab9dd5
realtek: Add Link Aggregation (aka trunking) support
Jan 18, 2022
269036b
realtek: Backport bridge configuration for DSA
Jan 18, 2022
9d1eace
realted: Add DSA bridge offload configuration
Jan 18, 2022
35425d2
realtek: Add L2 aging configuration functions for all SoC families
Jan 18, 2022
a916393
realtek: Copy all BPDUs to the kernel
Jan 19, 2022
e217938
realtek: Store and Restore MC memberships for port enable/disable
Jan 19, 2022
7989bba
realtek: Add HW support for RTL931X for PIE, L2 and STP aging
Jan 19, 2022
eaf561c
realtek: Add RTL931X sub-target
Jan 19, 2022
4602e2a
realtek: Fix link status detection on RTL9302 for SFP modules
Jan 23, 2022
23c4682
realtek: Add specific PHY polling options to support the Zyxel XGS125…
Jan 30, 2022
18e18a0
realtek: Add support for the RTL8221B PHY
Jan 30, 2022
13f35f6
realtek: add support for port led configuration on RTL93XX
Feb 2, 2022
3d1c103
realtek: backport Clause-45 MDIO helper functions
dangowrt Feb 1, 2022
4cad413
realtek: implement Clause-45 MDIO write on rtl931x
dangowrt Feb 1, 2022
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 1 addition & 4 deletions target/linux/realtek/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -3,12 +3,11 @@
include $(TOPDIR)/rules.mk

ARCH:=mips
CPU_TYPE:=4kec
BOARD:=realtek
BOARDNAME:=Realtek MIPS
DEVICE_TYPE:=basic
FEATURES:=ramdisk squashfs
SUBTARGETS:=generic
SUBTARGETS:=rtl838x rtl839x rtl930x rtl931x

KERNEL_PATCHVER:=5.10

Expand All @@ -18,8 +17,6 @@ endef

include $(INCLUDE_DIR)/target.mk

FEATURES := $(filter-out mips16,$(FEATURES))

DEFAULT_PACKAGES += uboot-envtools ethtool kmod-gpio-button-hotplug \
dnsmasq firewall ip6tables iptables odhcp6c odhcpd-ipv6only \
ip-full ip-bridge tc
Expand Down
39 changes: 13 additions & 26 deletions target/linux/realtek/dts-5.10/rtl838x.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -87,27 +87,14 @@
#size-cells = <1>;
ranges = <0x0 0x18000000 0x10000>;

intc: rtlintc@3000 {
compatible = "realtek,rtl-intc";
reg = <0x3000 0x20>;
#address-cells = <0>;
#interrupt-cells = <1>;
intc: interrupt-controller@3000 {
compatible = "realtek,rtl8380-intc", "realtek,rtl-intc";
reg = <0x3000 0x18>;
interrupt-controller;
interrupt-map =
<31 &cpuintc 2>, /* UART0 */
<30 &cpuintc 1>, /* UART1 */
<29 &cpuintc 5>, /* TC0 */
<28 &cpuintc 1>, /* TC1 */
<27 &cpuintc 1>, /* OCPTO */
<26 &cpuintc 1>, /* HLXTO */
<25 &cpuintc 1>, /* SLXTO */
<24 &cpuintc 4>, /* NIC */
<23 &cpuintc 4>, /* GPIO_ABCD */
<22 &cpuintc 4>, /* GPIO_EFGH */
<21 &cpuintc 4>, /* RTC */
<20 &cpuintc 3>, /* SWCORE */
<19 &cpuintc 4>, /* WDT_IP1 */
<18 &cpuintc 5>; /* WDT_IP2 */
#interrupt-cells = <2>;

interrupt-parent = <&cpuintc>;
interrupts = <2>, <3>, <4>, <5>, <6>;
};

spi0: spi@1200 {
Expand All @@ -125,7 +112,7 @@
clocks = <&lx_clk>;

interrupt-parent = <&intc>;
interrupts = <31>;
interrupts = <31 1>;

reg-io-width = <1>;
reg-shift = <2>;
Expand All @@ -143,7 +130,7 @@
clocks = <&lx_clk>;

interrupt-parent = <&intc>;
interrupts = <30>;
interrupts = <30 0>;

reg-io-width = <1>;
reg-shift = <2>;
Expand All @@ -164,7 +151,7 @@

interrupt-parent = <&intc>;
interrupt-names = "phase1", "phase2";
interrupts = <19>, <18>;
interrupts = <19 3>, <18 4>;
};

gpio0: gpio-controller@3500 {
Expand All @@ -178,7 +165,7 @@
interrupt-controller;
#interrupt-cells = <2>;
interrupt-parent = <&intc>;
interrupts = <23>;
interrupts = <23 3>;
};
};

Expand Down Expand Up @@ -225,7 +212,7 @@
compatible = "realtek,rtl838x-eth";
reg = <0x1b00a300 0x100>;
interrupt-parent = <&intc>;
interrupts = <24>;
interrupts = <24 3>;
#interrupt-cells = <1>;
phy-mode = "internal";

Expand All @@ -239,6 +226,6 @@
compatible = "realtek,rtl83xx-switch";

interrupt-parent = <&intc>;
interrupts = <20>;
interrupts = <20 2>;
};
};
Loading