Skip to content
Verible formatter

[WIP] Add ASIC Flow #20

Sign in to view logs

[WIP] Add ASIC Flow

[WIP] Add ASIC Flow #20

Triggered via pull request July 6, 2023 13:18
@lpawelczlpawelcz
synchronize #8
Status Success
Total duration 1m 12s
Artifacts –

verible-format.yml

on: pull_request_target
format-review
1m 1s
format-review
Fit to window
Zoom out
Zoom in