Build and run tests with Verific (Linux)

Set ranges on exported wires in VCD and FST #611

Sign in to view logs

Triggered via pull request August 2, 2024 13:32

mmicko

opened #4518

micko/sim_signal_names

Status Success

Total duration 13s

Artifacts –

test-verific.yml

on: pull_request