Versal

Versal™ Adaptive SoC Architecture Tutorials See Vivado™ Development Environment on amd.com

Versal Architecture-Specific Tutorials

Boot and Configuration

These tutorials show basic methodologies for booting your Versal design for testing and development.

Dynamic Function eXchange (DFX)

These tutorials show fundamentals of the DFX design flow through Vivado. Topics include different dynamic NoC strategies, debug for DFX designs, different solutions for clocking topologies, and DFX features within IP Integrator.

Hardware Debug

These tutorials show the capabilities of ChipScope, including the Integrated Logic Analyzer (AXIS-ILA) and the Integrated Bit Error Ratio Tester (IBERT).

High Speed Serial

These tutorials show the IP and hardware features enabling high speed serial interfaces.

I/O Design

These tutorials show how to construct source synchronous high-speed I/O interfaces using the Advanced I/O Wizard. Both single-bank and multi-bank designs are presented.

IP Integrator

These tutorials show how to work with IP Integrator for Versal-specific tasks.

Memory and Network on Chip (NoC)

These tutorials show different design aspects for using the NoC and integrated memory controllers on Versal devices. Examples range from a basic introduction to performance tuning and use of different protocols.

PCB Design

These tutorials show considerations of PCB design when working with Versal devices. Topics range from memory interface and pinout planning to a schematic checker tool that provides guidance for a wide range of details.

PCI Express®

These tutorials cover different aspects of designing Versal solutions which use PCI Express.

AI Engines

AI Engines are supported through the Vitis™ Unified Development Environment. Please see the Vitis In-Depth Tutorial for more information.

---

_{Copyright © 2024 Advanced Micro Devices, Inc.}