Skip to content

Commit

Permalink
Update README.md
Browse files Browse the repository at this point in the history
  • Loading branch information
kithminrw committed Jun 9, 2024
1 parent c3060e5 commit 128c6b6
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion README.md
Original file line number Diff line number Diff line change
Expand Up @@ -141,7 +141,7 @@ Each example introduces digital design concepts and synthesisable (RTL) & non-sy
- Testbench with classes: virtual class to parametrize functions, streaming operator
-
## License
This project is licensed under the MIT License - see the [LICENSE](https://github.com/SkillSurf/systemverilog/blob/main/LICENSE) file for details
This project is licensed under the MIT License - see the [LICENSE](https://github.com/SkillSurf/systemverilog/blob/master/LICENSE) file for details
<br />
<br />
© SkillSurf 2023

0 comments on commit 128c6b6

Please sign in to comment.