cpu: Discriminate between fetch frags and other frags (#176)

Change-Id: Iffcbbad27035b9940e7234d415333f6c95cabe57 Co-authored-by: Lingrui98 <[email protected]>
OpenXiangShan · Oct 8, 2024 · f9dc472 · f9dc472
1 parent 546142b
commit f9dc472
Show file tree

Hide file tree

Showing 4 changed files with 7 additions and 5 deletions.
diff --git a/src/cpu/o3/comm.hh b/src/cpu/o3/comm.hh
@@ -67,7 +67,8 @@ enum StallReason {
     BpStall,  // BS, bad speculation: Frontend is squashed
     IntStall,  // F
     TrapStall,  // F
-    FragStall,  // F
+    FetchFragStall,  // F
+    OtherFragStall,
     SquashStall,  // BS
     FetchBufferInvalid,  // Never used
     InstMisPred,  // BS

diff --git a/src/cpu/o3/fetch.cc b/src/cpu/o3/fetch.cc
@@ -1868,7 +1868,7 @@ Fetch::fetch(bool &status_change)
             stallReason[i] = StallReason::NoStall;
         else {
             if (numInst > 0) {
-                stallReason[i] = StallReason::FragStall;
+                stallReason[i] = StallReason::FetchFragStall;
             } else if (stall  != StallReason::NoStall) {
                 stallReason[i] = stall;
             } else if (stalls[tid].decode && fetchQueue[tid].size() >= fetchQueueSize) {

diff --git a/src/cpu/o3/iew.cc b/src/cpu/o3/iew.cc
@@ -275,7 +275,8 @@ IEW::IEWStats::IEWStats(CPU *cpu)
         {StallReason::BpStall, "BpStall"},
         {StallReason::IntStall, "IntStall"},
         {StallReason::TrapStall, "TrapStall"},
-        {StallReason::FragStall, "FragStall"},
+        {StallReason::FetchFragStall, "FetchFragStall"},
+        {StallReason::OtherFragStall, "OtherFragStall"},
         {StallReason::SquashStall, "SquashStall"},
         {StallReason::FetchBufferInvalid, "FetchBufferInvalid"},
         {StallReason::InstMisPred, "InstMisPred"},
@@ -1140,7 +1141,7 @@ IEW::classifyInstToDispQue(ThreadID tid)
                 } else if (breakDispatch != StallReason::NoStall) {
                     dispatchStalls.at(i) = breakDispatch;
                 } else if (i >= dispatched) {
-                    dispatchStalls.at(i) = StallReason::FragStall;
+                    dispatchStalls.at(i) = StallReason::OtherFragStall;
                 }
             }
         }

diff --git a/src/cpu/o3/rename.cc b/src/cpu/o3/rename.cc
@@ -834,7 +834,7 @@ Rename::renameInsts(ThreadID tid)
             } else if (breakRename != StallReason::NoStall) {
                 renameStalls.at(i) = breakRename;
             } else if (instsAvailable < renameWidth && instsAvailable > 0) {
-                renameStalls.at(i) = StallReason::FragStall;
+                renameStalls.at(i) = StallReason::OtherFragStall;
             } else if (instsAvailable == 0) {
                 renameStalls.at(i) = stall;
             }else {