Code

Correct boilerplate ifndef on sim.v#1

Code

Merged

jvesely merged 1 commit intoysarch-lab:masterysarch-lab/verilog_ALU:masterfrom robotmlg:masterrobotmlg/verilog_ALU:masterCopy head branch name to clipboardFeb 22, 2016

+2-2

Commits

Commits on Feb 22, 2016

• Correct boilerplate ifndef on sim.v

  robotmlg

  committed
  f446f01

  Copy full SHA for f446f01