Skip to content

Releases: ymherklotz/verismith

Verismith 0.6.0.2

26 Dec 01:28
v0.6.0.2
5fbfc3f
Compare
Choose a tag to compare

Changelog

  • Add back correct clean function in reduction step.

Verismith 0.6.0.1

26 Dec 00:40
v0.6.0.1
091e0b3
Compare
Choose a tag to compare

Changelog

  • Add configuration to set default yosys version (default.yosys).
  • Add documentation for all the configuration options.

Verismith 0.6.0.0

25 Dec 20:49
v0.6.0.0
b6ac3e9
Compare
Choose a tag to compare
v0.6.0.0

Verismith 0.6.0.0

Verismith 0.5.0.1

02 Dec 12:27
4d962a7
Compare
Choose a tag to compare
v0.5.0.1

Move to resources

FPGA '20 Artifact Evaluation

02 Dec 12:31
4d962a7
Compare
Choose a tag to compare
fpga20

Move to resources

Verismith 0.5.0.0

24 Nov 18:15
Compare
Choose a tag to compare

Changelog

Bug fixes

  • Mask the output of simulator based on golden design #58.
  • Update dependency for Hedgehog #63.
  • Error in for loop reduction #64.
  • Fix parser with new modules #65.

Features

  • Added support for Quartus and Quartus light.
  • Added flags to control fuzz run.
  • Added flags to rerun fuzz run with custom Verilog.

Verismith 0.4.0.1

25 Oct 18:43
Compare
Choose a tag to compare
  • Fix generation of module instances with missing connections.

Verismith 0.4.0.0

07 Oct 12:50
b787507
Compare
Choose a tag to compare
  • Reproducible builds and newest dependencies.

Verismith 0.3.1.0

23 Jul 20:50
5bbf138
Compare
Choose a tag to compare
  • Add proper generation of modules
  • Add nix build instead of stack

Verismith 0.3.0.0

21 May 14:54
a9f1887
Compare
Choose a tag to compare
  • Add report backend and new fuzz loop