Skip to content
Require Release Notes Label

Support Chisel6 for RTL-sim/VLSI/FPGA flows #808

Sign in to view logs

Support Chisel6 for RTL-sim/VLSI/FPGA flows

Support Chisel6 for RTL-sim/VLSI/FPGA flows #808

Triggered via pull request May 13, 2024 18:08
@jerryz123jerryz123
synchronize #1854
chisel6-attempt2
Status Success
Total duration 14s
Artifacts –

require-label.yml

on: pull_request
Check Labels
5s
Check Labels
Fit to window
Zoom out
Zoom in