The RISC-V Virtual Machine
-
Updated
Jan 25, 2025 - C
The RISC-V Virtual Machine
An x86/x64 instruction disassembler written in C
Memory Engine and Scanner for iOS/MacOS using Mach API
[Computer Engineering] Programmable 8-bit computer based on von Neumann architecture, designed and implemented from scratch in Logisim.
PasRISCV is a RV64GC RISC-V emulator, which is implemented in Object Pascal
The PasVulkan-based emulator frontend for the PasRISCV RV64GC RISCV-V emulator
a web based front end only helper tool that provides Instruction Decoder and Converter in hexadecimal binary decimal form encoding of different ISA
Add a description, image, and links to the instruction-decoding topic page so that developers can more easily learn about it.
To associate your repository with the instruction-decoding topic, visit your repo's landing page and select "manage topics."