Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
-
Updated
Dec 19, 2024 - Verilog
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Introductory guide to building and programming FPGAs
UT8QNF8M8 NOR Flash Controller VHDL Module
FPGA backend correlator for the microwave holography system installed on the Sardinia Radio Telescope (SRT)
This repository features a Verilog-based vending machine controller IP core, supporting multi-clock domain operation, inventory management, and currency denominations. Built with the APB protocol for efficient configuration, it offers smart change calculation and robust error handling. Developed in the SURE ProEd internship training with experts.
Design and Development of AES Encryption and Decryption Modules in Verilog HDL for AES128, AES192, and AES256 Algorithms.
Add a description, image, and links to the fpga-development topic page so that developers can more easily learn about it.
To associate your repository with the fpga-development topic, visit your repo's landing page and select "manage topics."