Skip to content
View timemeansalot's full-sized avatar
🎯
Focusing
🎯
Focusing
2 followers · 3 following

Achievements

Achievement: QuickdrawAchievement: YOLOAchievement: Pull Sharkx2

Achievements

Achievement: QuickdrawAchievement: YOLOAchievement: Pull Sharkx2

Block or report timemeansalot

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
timemeansalot/README.md
  • 👋 Hi, I’m 'timemeansalot'
  • 👀 I’m interested in Computer Science and Digital IC
  • 🌱 I’m currently learning DSP, Data Structure, Algorithm and Verilog
  • 💞️ I’m looking to collaborate on do some projects in the above areas
  • 📫 How to reach me: you can contact me through github Issus

Pinned Loading

  1. FAST_INTR_CPU FAST_INTR_CPU Public

    Forked from ChipDesign/FAST_INTR_CPU

    Verilog 1

  2. ChipDesign/FAST_INTR_CPU ChipDesign/FAST_INTR_CPU Public

    Verilog 3

  3. SourceFiles SourceFiles Public

    TeX

  4. cs-notes cs-notes Public

    Lua

  5. env_config env_config Public

    Lua