Skip to content
View PacoReinaCampo's full-sized avatar
🏠
Working from home
🏠
Working from home

Block or report PacoReinaCampo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Stars

RISC-V Cores

Amazing RISC-V Cores
7 repositories

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Assembly 2,342 708 Updated Jan 17, 2025

Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL

Python 84 12 Updated Jul 29, 2019

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,222 769 Updated Jun 27, 2024

VeeR EH1 core

SystemVerilog 836 221 Updated May 29, 2023
SystemVerilog 221 57 Updated Dec 22, 2022

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

SystemVerilog 888 284 Updated Nov 15, 2024

SonicBOOM: The Berkeley Out-of-Order Machine

Scala 1,786 428 Updated Oct 1, 2024