This includes all my homeworks and projects from the course 數位電路實驗 in 2016 Fall by prof.Terng-Yin Hsu from NCTU in Taiwan.
- Language:verilog
- Dev. board:Xilinx Spartan-3E Starter Board
-
Notifications
You must be signed in to change notification settings - Fork 0
s82522658/Digital_Circuit_Design
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A course taken in 2016 Fall
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published