Fix minor typos

riscv · Oct 28, 2024 · 4762ff5 · 4762ff5
1 parent 0273f3c
commit 4762ff5
Show file tree

Hide file tree

Showing 2 changed files with 3 additions and 3 deletions.
diff --git a/src/rva23-profile.adoc b/src/rva23-profile.adoc
@@ -328,7 +328,7 @@ manual.
   `satp`, the corresponding hgatp SvNNx4 mode must be supported.  The
   `hgatp` mode Bare must also be supported.
 
-NOTE: The augmented hypervisor extension (exactly equivalet to Sha) was optional in RVA22.
+NOTE: The augmented hypervisor extension (exactly equivalent to Sha) was optional in RVA22.
 
 ==== RVA23S64 Optional Extensions
 

diff --git a/src/rvm23-profile.adoc b/src/rvm23-profile.adoc
@@ -71,7 +71,7 @@ platform-specific.  The separate RVM-CSI effort is tackling
 source-code level portability for certain platform-level features.
 
 A non-goal of RVM23 is to provide maximum flexibility for
-microcontroller developers.  Maximim flexibility can already be
+microcontroller developers.  Maximum flexibility can already be
 achieved using individual RISC-V extensions.  The goal of RVM23 is
 mandate a common set of standard extensions to simplify software
 support.
@@ -154,7 +154,7 @@ make Zalrsc available as a separate option.
 - *F* Single-precision floating-point instructions.
 
 NOTE: This profile does not support Zfinx and related options.  A
-similar set of profiles, tenatively named RVN, would define Zfinx
+similar set of profiles, tentatively named RVN, would define Zfinx
 systems.
 
 - *D* Double-precision floating-point instructions.