Skip to content
This repository has been archived by the owner on Nov 4, 2024. It is now read-only.

Commit

Permalink
Bump version: 0.13.2 → 0.13.3
Browse files Browse the repository at this point in the history
  • Loading branch information
Weiwei Li committed Jun 2, 2022
1 parent 03fc742 commit 24be0d0
Show file tree
Hide file tree
Showing 3 changed files with 4 additions and 3 deletions.
2 changes: 1 addition & 1 deletion riscv_isac/__init__.py
Original file line number Diff line number Diff line change
Expand Up @@ -4,4 +4,4 @@

__author__ = """InCore Semiconductors Pvt Ltd"""
__email__ = '[email protected]'
__version__ = '0.13.2'
__version__ = '0.13.3'
3 changes: 2 additions & 1 deletion setup.cfg
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
[bumpversion]
current_version = 0.13.2
current_version = 0.13.3
commit = True
tag = True

Expand All @@ -18,3 +18,4 @@ universal = 1
exclude = docs

[aliases]

2 changes: 1 addition & 1 deletion setup.py
Original file line number Diff line number Diff line change
Expand Up @@ -26,7 +26,7 @@ def read_requires():

setup(
name='riscv_isac',
version='0.13.2',
version='0.13.3',
description="RISC-V ISAC",
long_description=readme + '\n\n',
classifiers=[
Expand Down

0 comments on commit 24be0d0

Please sign in to comment.