ise_hammer: bram 6s

prjunnamed · Jul 7, 2024 · 5764e02 · 5764e02
1 parent ee0bde7
commit 5764e02
Show file tree

Hide file tree

Showing 7 changed files with 669 additions and 3 deletions.
diff --git a/databases/xc6s-tiledb.json b/databases/xc6s-tiledb.json
diff --git a/docs/xilinx/spartan6/bram.rst b/docs/xilinx/spartan6/bram.rst
@@ -0,0 +1,9 @@
+Block RAM
+#########
+
+
+Bitstream
+=========
+
+.. raw:: html
+   :file: ../gen-xilinx-tile-xc6s-BRAM.html
diff --git a/docs/xilinx/spartan6/index.rst b/docs/xilinx/spartan6/index.rst
@@ -8,4 +8,5 @@ Xilinx Spartan 6 FPGAs
    :caption: Contents:
 
    int
+   bram
    clk
diff --git a/prjcombine_ise_hammer/src/bram.rs b/prjcombine_ise_hammer/src/bram.rs
@@ -1,3 +1,4 @@
 pub mod virtex;
 pub mod virtex2;
+pub mod spartan6;
 pub mod virtex4;
-Original file line number
+Diff line change
@@ Expand Up / @@ -8,4 +8,5 @@ Xilinx Spartan 6 FPGAs @@
        :caption: Contents:
        int
+       bram
        clk