Skip to content

Commit

Permalink
Merge pull request #52 from holmesmr/master
Browse files Browse the repository at this point in the history 
Refactor all uses of GEN_FCN to use locals
  • Loading branch information
@luckytyphlosion
luckytyphlosion authored Sep 2, 2022
2 parents faa413e + 4fae47a commit d59cfb5
Show file tree
Hide file tree
Showing 12 changed files with 257 additions and 90 deletions.
12 changes: 9 additions & 3 deletions gcc/expmed.c
View file
Original file line number Diff line number Diff line change
Expand Up @@ -345,8 +345,11 @@ store_bit_field (str_rtx, bitsize, bitnum, fieldmode, value, align, total_size)
abort ();
}

emit_insn (GEN_FCN (icode)
(gen_rtx_SUBREG (fieldmode, op0, offset), value));
{
rtx (*gen_insn)(rtx, rtx) = GEN_FCN (icode);
emit_insn (gen_insn
(gen_rtx_SUBREG (fieldmode, op0, offset), value));
}
}
return value;
}
Expand Down Expand Up @@ -3818,7 +3821,10 @@ emit_store_flag (target, code, op0, op1, mode, unsignedp, normalizep)
|| ! (*insn_operand_predicate[(int) icode][0]) (subtarget, compare_mode))
subtarget = gen_reg_rtx (compare_mode);

pattern = GEN_FCN (icode) (subtarget);
{
rtx (*gen_insn)(rtx) = GEN_FCN (icode);
pattern = gen_insn (subtarget);
}
if (pattern)
{
emit_insn (pattern);
Expand Down
45 changes: 31 additions & 14 deletions gcc/expr.c
View file
Original file line number Diff line number Diff line change
Expand Up @@ -123,10 +123,10 @@ static rtx enqueue_insn (rtx, rtx);
static int queued_subexp_p (rtx);
static void init_queue (void);
static int move_by_pieces_ninsns (unsigned int, int);
static void move_by_pieces_1 (rtx (*)(rtx, ...), enum machine_mode,
static void move_by_pieces_1 (rtx (*)(rtx, rtx), enum machine_mode,
struct move_by_pieces *);
static void clear_by_pieces (rtx, int, int);
static void clear_by_pieces_1 (rtx (*)(rtx, ...), enum machine_mode,
static void clear_by_pieces_1 (rtx (*)(rtx, rtx), enum machine_mode,
struct clear_by_pieces *);
static int is_zeros_p (tree);
static int mostly_zeros_p (tree);
Expand Down Expand Up @@ -1093,7 +1093,7 @@ move_by_pieces_ninsns(unsigned int l, int align)
to make a move insn for that mode. DATA has all the other info. */

static void
move_by_pieces_1(rtx (*genfun) (rtx, ...), enum machine_mode mode, struct move_by_pieces *data)
move_by_pieces_1(rtx (*genfun) (rtx, rtx), enum machine_mode mode, struct move_by_pieces *data)
{
register int size = GET_MODE_SIZE(mode);
register rtx to1, from1;
Expand Down Expand Up @@ -1212,7 +1212,11 @@ emit_block_move(rtx x, rtx y, rtx size, int align)
&& !(*insn_operand_predicate[(int) code][2])(op2, mode))
op2 = copy_to_mode_reg(mode, op2);

pat = GEN_FCN((int) code) (x, y, op2, opalign);
{
rtx (*gen_insn)(rtx, rtx, rtx, rtx) = GEN_FCN ((int) code);
pat = gen_insn (x, y, op2, opalign);
}

if (pat)
{
emit_insn(pat);
Expand Down Expand Up @@ -1737,7 +1741,7 @@ clear_by_pieces(rtx to, int len, int align)
to make a move insn for that mode. DATA has all the other info. */

static void
clear_by_pieces_1(rtx (*genfun) (rtx, ...), enum machine_mode mode, struct clear_by_pieces *data)
clear_by_pieces_1(rtx (*genfun) (rtx, rtx), enum machine_mode mode, struct clear_by_pieces *data)
{
register int size = GET_MODE_SIZE(mode);
register rtx to1;
Expand Down Expand Up @@ -1827,7 +1831,11 @@ clear_storage(rtx object, rtx size, int align)
mode))
op1 = copy_to_mode_reg(mode, op1);

pat = GEN_FCN((int) code) (object, op1, opalign);
{
rtx (*gen_insn)(rtx, rtx, rtx) = GEN_FCN ((int) code);
pat = gen_insn (object, op1, opalign);
}

if (pat)
{
emit_insn(pat);
Expand Down Expand Up @@ -1983,8 +1991,11 @@ emit_move_insn_1(rtx x, rtx y)
/* END CYGNUS LOCAL */

if (mov_optab->handlers[(int) mode].insn_code != CODE_FOR_nothing)
{
rtx (*gen_insn)(rtx, rtx) = GEN_FCN (mov_optab->handlers[(int) mode].insn_code);
return
emit_insn(GEN_FCN(mov_optab->handlers[(int) mode].insn_code) (x, y));
emit_insn(gen_insn (x, y));
}

/* Expand complex moves by moving real part and imag part, if possible. */
else if ((class == MODE_COMPLEX_FLOAT || class == MODE_COMPLEX_INT)
Expand All @@ -1998,6 +2009,7 @@ emit_move_insn_1(rtx x, rtx y)
{
/* Don't split destination if it is a stack push. */
int stack = push_operand(x, GET_MODE(x));
rtx (*gen_insn)(rtx, rtx) = GEN_FCN (mov_optab->handlers[(int) submode].insn_code);

/* If this is a stack, push the highpart first, so it
will be in the argument order.
Expand All @@ -2008,10 +2020,10 @@ emit_move_insn_1(rtx x, rtx y)
{
/* Note that the real part always precedes the imag part in memory
regardless of machine's endianness. */
emit_insn(GEN_FCN(mov_optab->handlers[(int) submode].insn_code)
emit_insn(gen_insn
(gen_rtx_MEM(submode, (XEXP(x, 0))),
gen_imagpart(submode, y)));
emit_insn(GEN_FCN(mov_optab->handlers[(int) submode].insn_code)
emit_insn(gen_insn
(gen_rtx_MEM(submode, (XEXP(x, 0))),
gen_realpart(submode, y)));
}
Expand All @@ -2026,9 +2038,9 @@ emit_move_insn_1(rtx x, rtx y)
emit_insn(gen_rtx_CLOBBER(VOIDmode, x));
}

emit_insn(GEN_FCN(mov_optab->handlers[(int) submode].insn_code)
emit_insn(gen_insn
(gen_realpart(submode, x), gen_realpart(submode, y)));
emit_insn(GEN_FCN(mov_optab->handlers[(int) submode].insn_code)
emit_insn(gen_insn
(gen_imagpart(submode, x), gen_imagpart(submode, y)));
}

Expand Down Expand Up @@ -2313,13 +2325,14 @@ int reg_parm_stack_space;
rtx op2 = convert_to_mode(mode, size, 1);
rtx last = get_last_insn();
rtx pat;
rtx (*gen_insn)(rtx, rtx, rtx, rtx) = GEN_FCN ((int) code);

if (insn_operand_predicate[(int) code][2] != 0
&& !((*insn_operand_predicate[(int) code][2])
(op2, mode)))
op2 = copy_to_mode_reg(mode, op2);

pat = GEN_FCN((int) code) (target, xinner,
pat = gen_insn (target, xinner,
op2, opalign);
if (pat)
{
Expand Down Expand Up @@ -8838,13 +8851,17 @@ expand_increment(register tree exp, int post, int ignore)
&& (*insn_operand_predicate[icode][0])(op0, mode)
&& (*insn_operand_predicate[icode][1])(op0, mode))
{
rtx (*gen_insn)(rtx, rtx, rtx) = GEN_FCN (icode);

if (!(*insn_operand_predicate[icode][2])(op1, mode))
op1 = force_reg(mode, op1);

return enqueue_insn(op0, GEN_FCN (icode) (op0, op0, op1));
return enqueue_insn(op0, gen_insn (op0, op0, op1));
}
if (icode != (int) CODE_FOR_nothing && GET_CODE(op0) == MEM)
{
rtx (*gen_insn)(rtx, rtx, rtx) = GEN_FCN (icode);

rtx addr = (general_operand(XEXP(op0, 0), mode)
? force_reg(Pmode, XEXP(op0, 0))
: copy_to_reg(XEXP(op0, 0)));
Expand All @@ -8858,7 +8875,7 @@ expand_increment(register tree exp, int post, int ignore)
/* The increment queue is LIFO, thus we have to `queue'
the instructions in reverse order. */
enqueue_insn(op0, gen_move_insn(op0, temp));
result = enqueue_insn(temp, GEN_FCN (icode) (temp, temp, op1));
result = enqueue_insn(temp, gen_insn (temp, temp, op1));
return result;
}
}
Expand Down
14 changes: 10 additions & 4 deletions gcc/loop.c
View file
Original file line number Diff line number Diff line change
Expand Up @@ -7489,9 +7489,12 @@ check_dbra_loop (loop_end, insn_count, loop_start, loop_info)
return 0;
start_value
= gen_rtx_PLUS (mode, comparison_value, offset);
emit_insn_before ((GEN_FCN (icode)
{
rtx (*gen_insn)(rtx, rtx, rtx) = GEN_FCN (icode);
emit_insn_before ((gen_insn
(reg, comparison_value, offset)),
loop_start);
}
if (GET_CODE (comparison) == LE)
final_value = gen_rtx_PLUS (mode, comparison_value,
GEN_INT (add_val));
Expand All @@ -7509,9 +7512,12 @@ check_dbra_loop (loop_end, insn_count, loop_start, loop_info)
return 0;
start_value
= gen_rtx_MINUS (mode, comparison_value, initial_value);
emit_insn_before ((GEN_FCN (icode)
(reg, comparison_value, initial_value)),
loop_start);
{
rtx (*gen_insn)(rtx, rtx, rtx) = GEN_FCN (icode);
emit_insn_before ((gen_insn
(reg, comparison_value, initial_value)),
loop_start);
}
}
else
/* We could handle the other cases too, but it'll be
Expand Down
62 changes: 49 additions & 13 deletions gcc/optabs.c
View file
Original file line number Diff line number Diff line change
Expand Up @@ -499,7 +499,10 @@ expand_binop (mode, binoptab, op0, op1, target, unsignedp, methods)
if (! (*insn_operand_predicate[icode][0]) (temp, mode))
temp = gen_reg_rtx (mode);

pat = GEN_FCN (icode) (temp, xop0, xop1);
{
rtx (*gen_insn)(rtx, rtx, rtx) = (GEN_FCN (icode));
pat = gen_insn(temp, xop0, xop1);
}
if (pat)
{
/* If PAT is a multi-insn sequence, try to add an appropriate
Expand Down Expand Up @@ -1781,7 +1784,10 @@ expand_twoval_binop (binoptab, op0, op1, targ0, targ1, unsignedp)
|| ! (*insn_operand_predicate[icode][3]) (targ1, mode))
abort ();

pat = GEN_FCN (icode) (targ0, xop0, xop1, targ1);
{
rtx (*gen_insn)(rtx, rtx, rtx, rtx) = (GEN_FCN (icode));
pat = gen_insn(targ0, xop0, xop1, targ1);
}
if (pat)
{
emit_insn (pat);
Expand Down Expand Up @@ -1885,7 +1891,10 @@ expand_unop (mode, unoptab, op0, target, unsignedp)
if (! (*insn_operand_predicate[icode][0]) (temp, mode))
temp = gen_reg_rtx (mode);

pat = GEN_FCN (icode) (temp, xop0);
{
rtx (*gen_insn)(rtx, rtx) = (GEN_FCN (icode));
pat = gen_insn(temp, xop0);
}
if (pat)
{
if (GET_CODE (pat) == SEQUENCE
Expand Down Expand Up @@ -2258,7 +2267,10 @@ expand_complex_abs (mode, op0, target, unsignedp)
if (! (*insn_operand_predicate[icode][0]) (temp, submode))
temp = gen_reg_rtx (submode);

pat = GEN_FCN (icode) (temp, xop0);
{
rtx (*gen_insn)(rtx, rtx) = (GEN_FCN (icode));
pat = gen_insn(temp, xop0);
}
if (pat)
{
if (GET_CODE (pat) == SEQUENCE
Expand Down Expand Up @@ -2424,7 +2436,10 @@ emit_unop_insn (icode, target, op0, code)
|| (flag_force_mem && GET_CODE (temp) == MEM))
temp = gen_reg_rtx (GET_MODE (temp));

pat = GEN_FCN (icode) (temp, op0);
{
rtx (*gen_insn)(rtx, rtx) = (GEN_FCN (icode));
pat = gen_insn(temp, op0);
}

if (GET_CODE (pat) == SEQUENCE && code != UNKNOWN)
add_equal_note (pat, temp, code, op0, NULL_RTX);
Expand Down Expand Up @@ -2842,7 +2857,10 @@ emit_cmp_insn (x, y, comparison, size, mode, unsignedp, align)
(x, insn_operand_mode[icode][0]))
x = copy_to_mode_reg (insn_operand_mode[icode][0], x);

emit_insn (GEN_FCN (icode) (x));
{
rtx (*gen_insn)(rtx) = (GEN_FCN (icode));
emit_insn (gen_insn(x));
}
return;
}

Expand All @@ -2865,7 +2883,11 @@ emit_cmp_insn (x, y, comparison, size, mode, unsignedp, align)
(y, insn_operand_mode[icode][1]))
y = copy_to_mode_reg (insn_operand_mode[icode][1], y);

emit_insn (GEN_FCN (icode) (x, y));
{
rtx (*gen_insn)(rtx, rtx) = (GEN_FCN (icode));
emit_insn (gen_insn(x, y));
}

return;
}

Expand Down Expand Up @@ -3221,7 +3243,10 @@ emit_conditional_move (target, code, op0, op1, cmode, op2, op3, mode,
/* This shouldn't happen. */
abort ();

insn = GEN_FCN (icode) (subtarget, comparison, op2, op3);
{
rtx (*gen_insn)(rtx, rtx, rtx, rtx) = (GEN_FCN (icode));
insn = gen_insn(subtarget, comparison, op2, op3);
}

/* If that failed, then give up. */
if (insn == 0)
Expand Down Expand Up @@ -3275,7 +3300,10 @@ gen_add2_insn (x, y)
|| ! (*insn_operand_predicate[icode][2]) (y, insn_operand_mode[icode][2]))
abort ();

return (GEN_FCN (icode) (x, x, y));
{
rtx (*gen_insn)(rtx, rtx, rtx) = (GEN_FCN (icode));
return gen_insn(x, x, y);
}
}

int
Expand All @@ -3298,7 +3326,10 @@ gen_sub2_insn (x, y)
|| ! (*insn_operand_predicate[icode][2]) (y, insn_operand_mode[icode][2]))
abort ();

return (GEN_FCN (icode) (x, x, y));
{
rtx (*gen_insn)(rtx, rtx, rtx) = (GEN_FCN (icode));
return gen_insn(x, x, y);
}
}

int
Expand Down Expand Up @@ -3379,7 +3410,10 @@ gen_move_insn (x, y)
}

insn_code = mov_optab->handlers[(int) tmode].insn_code;
return (GEN_FCN (insn_code) (x, y));
{
rtx (*gen_insn)(rtx, rtx) = (GEN_FCN (insn_code));
return gen_insn(x, y);
}
}

start_sequence ();
Expand Down Expand Up @@ -3410,7 +3444,8 @@ gen_extend_insn (x, y, mto, mfrom, unsignedp)
enum machine_mode mto, mfrom;
int unsignedp;
{
return (GEN_FCN (extendtab[(int) mto][(int) mfrom][unsignedp]) (x, y));
rtx (*gen_insn)(rtx, rtx) = (GEN_FCN (extendtab[(int) mto][(int) mfrom][unsignedp]));
return (gen_insn (x, y));
}

/* can_fix_p and can_float_p say whether the target machine
Expand Down Expand Up @@ -4374,7 +4409,8 @@ gen_cond_trap (code, op1, op2, tcode)
&& cmp_optab->handlers[(int) mode].insn_code != CODE_FOR_nothing)
{
rtx insn;
emit_insn (GEN_FCN (cmp_optab->handlers[(int) mode].insn_code) (op1, op2));
rtx (*gen_insn)(rtx, rtx) = GEN_FCN (cmp_optab->handlers[(int) mode].insn_code);
emit_insn (gen_insn (op1, op2));
PUT_CODE (trap_rtx, code);
insn = gen_conditional_trap (trap_rtx, tcode);
if (insn)
Expand Down
Loading

0 comments on commit d59cfb5

Please sign in to comment.