Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

src/northbridge/amd/pi/00730F01/northbridge.c: implement CC6 errata #486

Open
wants to merge 1 commit into
base: develop
Choose a base branch
from
Open

src/northbridge/amd/pi/00730F01/northbridge.c: implement CC6 errata #486

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
14 changes: 14 additions & 0 deletions src/northbridge/amd/pi/00730F01/northbridge.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -759,6 +759,7 @@ static void fam16_finalize(void *chip_info)
{
struct device *dev;
u32 value;
msr_t msr;
dev = pcidev_on_root(0, 0); /* clear IoapicSbFeatureEn */
pci_write_config32(dev, 0xF8, 0);
pci_write_config32(dev, 0xFC, 5); /* TODO: move it to dsdt.asl */
Expand Down Expand Up @@ -799,6 +800,19 @@ static void fam16_finalize(void *chip_info)
value &= ~(1 << 11);
pci_write_config32(dev, 0x60, value);
}

msr.lo = 5;
msr.hi = 0;
wrmsr(OSVW_ID_Length, msr);

/* Errata: DRAM Scrubbing May Overwrite CC6 CoreSaveStateData, check if CC6 enabled */
if (pci_read_config32(__f2_dev[0], 0x118) & (1 << 18)) {
dev = pcidev_on_root(0x18, 3);
/* Disable sequential DRAM scrubbing */
pci_write_config8(dev, 0x58, pci_read_config8(dev, 0x58) & 0xF0);
/* Disable re-direct DRAM scrubbing */
pci_write_config8(dev, 0x5C, pci_read_config8(dev, 0x5C) & 0xFE);
}
}

struct chip_operations northbridge_amd_pi_00730F01_ops = {
Expand Down