Skip to content

@riscv-non-isa RISC-V Non-ISA Specifications

Change the repository type filter

All

    Repositories list

    35 repositories

    • riscv-external-debug-security

      Public
      The RISC-V External Debug Security Specification
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •2•18•2•0•Updated Nov 11, 2024Nov 11, 2024

    • riscv-rpmi

      Public
      RISC-V Platform Management Interface Specification. OS-agnostic messaging interface for system management and control
      platformmessagingstandardsinteroperabilityriscvrpmiriscv-rpmi
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •8•8•0•1•Updated Nov 9, 2024Nov 9, 2024

    • riscv-sbi-doc

      Public
      Documentation for the RISC-V Supervisor Binary Interface
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •90•349•14•3•Updated Nov 8, 2024Nov 8, 2024

    • riscv-c-api-doc

      Public
      Documentation of the RISC-V C API
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •42•74•16•13•Updated Nov 8, 2024Nov 8, 2024

    • riscv-brs

      Public
      The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSVs) to interoperate with one another by providing expectations for the Operating System (OS) to utilize in acts of device discovery, system management, and other rich operations provided in this specification.
      platformfirmwarestandardsinteroperabilityuefidevicetreeacpismbiosrisc-vbrs-i
      TeX
      •
      Creative Commons Attribution 4.0 International
      •13•40•17•2•Updated Nov 8, 2024Nov 8, 2024

    • riscv-semihosting

      Public
      Makefile
      •
      Creative Commons Attribution Share Alike 4.0 International
      •8•27•1•0•Updated Nov 8, 2024Nov 8, 2024

    • riscv-arch-test

      Public
      Assembly
      •
      Apache License 2.0
      •201•515•59•34•Updated Nov 7, 2024Nov 7, 2024

    • riscv-acpi-rimt

      Public
      RISC-V ACPI I/O Mapping Table Specification
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •2•2•0•0•Updated Nov 5, 2024Nov 5, 2024

    • riscv-trace-spec

      Public
      RISC-V Processor Trace Specification
      C
      •
      Creative Commons Attribution 4.0 International
      •47•162•20•9•Updated Oct 30, 2024Oct 30, 2024

    • riscv-elf-psabi-doc

      Public
      A RISC-V ELF psABI Document
      Python
      •
      Creative Commons Attribution 4.0 International
      •163•707•55•25•Updated Oct 18, 2024Oct 18, 2024

    • iopmp-spec

      Public
      This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protection Unit of Input/Output devices, IOPMP for short, to regulate the accesses issued from the bus masters.
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •2•12•6•1•Updated Oct 17, 2024Oct 17, 2024

    • rvv-intrinsic-doc

      Public
      C
      •
      BSD 3-Clause "New" or "Revised" License
      •88•294•23•3•Updated Oct 17, 2024Oct 17, 2024

    • server-soc

      Public
      The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate releases of the specification on milestones. Further downstream this repo will be used to release specifications for public review.
      TeX
      •
      Creative Commons Attribution 4.0 International
      •7•20•0•0•Updated Oct 15, 2024Oct 15, 2024

    • riscv-acpi-ffh

      Public
      The repo will be used to hold the draft non-ISA RISC-V ACPI Functional Fixed Hardware (FFH) specification
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •3•3•1•0•Updated Oct 10, 2024Oct 10, 2024

    • riscv-iommu

      Public
      RISC-V IOMMU Specification
      C
      •
      Creative Commons Attribution 4.0 International
      •17•93•0•2•Updated Sep 27, 2024Sep 27, 2024

    • riscv-ap-tee

      Public
      This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the programming interfaces (ABI) to support the Confidential VM Extension (CoVE) confidential computing architecture for RISC-V application-processor platforms.
      securityvirtualizationteetsmconfidential-computingconfidential-vmh-extensionsmmttsupervisor-domains
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •20•50•30•0•Updated Sep 23, 2024Sep 23, 2024

    • riscv-asm-manual

      Public
      RISC-V Assembly Programmer's Manual
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •238•1.4k•9•7•Updated Sep 18, 2024Sep 18, 2024

    • tg-nexus-trace

      Public
      RISC-V Nexus Trace TG documentation and reference code
      nexustracerisc-v
      C
      •
      Creative Commons Attribution 4.0 International
      •32•44•4•0•Updated Sep 17, 2024Sep 17, 2024

    • riscv-toolchain-conventions

      Public
      Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •36•144•15•6•Updated Sep 10, 2024Sep 10, 2024

    • riscv-security-model

      Public
      RISC-V Security Model
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •14•29•3•1•Updated Sep 5, 2024Sep 5, 2024

    • riscv-server-platform

      Public
      The RISC-V Server Platform specification defines a standardized set of hardware and sofware capabilities, that portable system software, such as operating systems and hypervisors, can rely on being present in a RISC-V server platform.
      platformserverosstandardsinteroperabilityuefihypervisorsacpirisc-vbrs-i
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •4•8•8•0•Updated Aug 31, 2024Aug 31, 2024

    • riscv-device-tree-doc

      Public
      RISC-V Specific Device Tree Documentation
      Python
      •3•41•1•1•Updated Jul 9, 2024Jul 9, 2024

    • e-trace-encap

      Public
      E-Trace Encapsulation Specification
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •0•3•0•0•Updated Jul 5, 2024Jul 5, 2024

    • riscv-ap-tee-io

      Public
      This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory as well as MMIO, removing the dependence on para-virtualized I/O.
      tee-io
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •4•10•8•1•Updated Jul 3, 2024Jul 3, 2024

    • riscv-cbqri

      Public
      This repo holds the work area and revisions of a QoS register interface for caches and memory controllers specification. The QoS register interface is a non-ISA specification that supports configuring resource allocations to applications and monitoring the resource usage by applications.
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •7•3•0•1•Updated Jul 2, 2024Jul 2, 2024

    • riscv-rqsc

      Public
      Specification Documentation Repository for the RQSC RISC-V Quality of Services Controllers Table definition
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •0•0•0•0•Updated Jun 19, 2024Jun 19, 2024

    • riscv-ras-eri

      Public
      The (RAS Error-record Register Interface) RERI provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting and logging of errors by means of a memory-mapped register interface to enable error detection, provide the facility to log the detected errors (including their severity, nature, and location), and confi…
      TeX
      •
      Creative Commons Attribution 4.0 International
      •4•8•0•0•Updated May 24, 2024May 24, 2024

    • riscv-iommu-invalidation

      Public
      IOMMU Address Translation Cache Invalidation Commands Extensions
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •0•0•0•0•Updated May 2, 2024May 2, 2024

    • server-soc-ts

      Public
      Test suite for Server SoC
      Apache License 2.0
      •4•3•0•0•Updated Jan 12, 2024Jan 12, 2024

    • riscv-arch-test-reports

      Public
      HTML
      •6•11•0•2•Updated Dec 27, 2023Dec 27, 2023