Skip to content
Change the repository type filter

All

    Repositories list

    • cvw

      Public
      CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
      SystemVerilog
      Other
      184260133Updated Nov 2, 2024Nov 2, 2024
    • cva6

      Public
      The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
      Assembly
      Other
      6852.3k19012Updated Nov 1, 2024Nov 1, 2024
    • The purpose of the repo is to support CORE-V Wally architectural verification
      SystemVerilog
      Other
      20231Updated Nov 1, 2024Nov 1, 2024
    • RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
      SystemVerilog
      Other
      185850Updated Nov 1, 2024Nov 1, 2024
    • cv32e40s

      Public
      4 stage, in-order, secure RISC-V core based on the CV32E40P
      SystemVerilog
      Other
      2212811Updated Oct 31, 2024Oct 31, 2024
    • cv32e40x

      Public
      4 stage, in-order, compute RISC-V core based on the CV32E40P
      SystemVerilog
      Other
      50212304Updated Oct 30, 2024Oct 30, 2024
    • Functional verification project for the CORE-V family of RISC-V cores.
      Assembly
      Other
      22144412014Updated Oct 29, 2024Oct 29, 2024
    • Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.
      SystemVerilog
      Apache License 2.0
      2600Updated Oct 29, 2024Oct 29, 2024
    • core-v-sw

      Public
      Main Repo for the OpenHW Group Software Task Group
      Eclipse Public License 2.0
      281550Updated Oct 25, 2024Oct 25, 2024
    • Unified Access Page for the TRISTAN project
      HTML
      291220Updated Oct 23, 2024Oct 23, 2024
    • cvfpu

      Public
      Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
      SystemVerilog
      Apache License 2.0
      115432369Updated Oct 23, 2024Oct 23, 2024
    • OpenHW Group is a not-for-profit, global organization driven by its members and individual contributors where hardware and software designers collaborate in the development of open-source cores, related IP, tools and software. OpenHW provides an infrastructure for hosting high quality open-source HW developments in line with industry best practi…
      HTML
      Eclipse Public License 2.0
      111630Updated Oct 11, 2024Oct 11, 2024
    • programs

      Public
      Documentation for the OpenHW Group's set of CORE-V RISC-V cores
      HTML
      Other
      9619597Updated Oct 10, 2024Oct 10, 2024
    • The Open Source Developer Forum is a workshop that brings open source software and hardware (chips, boards and systems) developers together to collaborate and learn.
      HTML
      Eclipse Public License 2.0
      5100Updated Sep 26, 2024Sep 26, 2024
    • Assembly
      Apache License 2.0
      5000Updated Aug 21, 2024Aug 21, 2024
    • Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignored. Please only use release tarballs from the QEMU website.
      C
      Other
      5.6k102Updated Aug 16, 2024Aug 16, 2024
    • The OpenPiton Platform
      Assembly
      2151501Updated Aug 14, 2024Aug 14, 2024
    • C
      GNU General Public License v2.0
      26940Updated Jul 30, 2024Jul 30, 2024
    • Other
      181242Updated Jul 26, 2024Jul 26, 2024
    • cv32e40p

      Public
      CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
      SystemVerilog
      Other
      4189584911Updated Jul 19, 2024Jul 19, 2024
    • CORE-V MCU UVM Environment and Test Bench
      SystemVerilog
      Other
      717160Updated Jul 19, 2024Jul 19, 2024
    • corev-gcc

      Public
      C++
      GNU General Public License v2.0
      232271Updated Jul 19, 2024Jul 19, 2024
    • cva6-sdk

      Public
      CVA6 SDK containing RISC-V tools and Buildroot
      Makefile
      6560303Updated Jun 22, 2024Jun 22, 2024
    • cve2

      Public
      The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.
      SystemVerilog
      Apache License 2.0
      5422916911Updated Jun 19, 2024Jun 19, 2024
    • RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
      SystemVerilog
      Other
      2460170Updated May 22, 2024May 22, 2024
    • Eclipse/FreeRTOS/core-v-mcu example program
      C
      9961Updated Apr 22, 2024Apr 22, 2024
    • cva5

      Public
      The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
      SystemVerilog
      Apache License 2.0
      1459101Updated Apr 3, 2024Apr 3, 2024
    • CV32E40X Design-Verification environment
      Assembly
      Other
      91141Updated Mar 25, 2024Mar 25, 2024
    • CORE-V Family of RISC-V Cores
      1520610Updated Feb 15, 2024Feb 15, 2024
    • cv-mesh

      Public
      0300Updated Feb 13, 2024Feb 13, 2024