Code

[CPU][RV64] Added EltwiseExecutor#28727

Code

Draft

a-sidorova wants to merge 12 commits intoopenvinotoolkit:masteropenvinotoolkit/openvino:masterfrom a-sidorova:feature/riscv64/eltwise_executora-sidorova/openvino:feature/riscv64/eltwise_executorCopy head branch name to clipboard

+1,874-285

Commits

Commits on Feb 6, 2025

• [CPU][RV64] Added xbyak riscv64 submodule

  a-sidorova

  committed
  14889d6

  Copy full SHA for 14889d6

• [CPU][RV64] Implemented jit_generator

  a-sidorova

  committed
  144fc1c

  Copy full SHA for 144fc1c

• [CPU][RV64] Implemented jit_uni_eltwise_generic, jit_emitter and jit_add_emitter

  a-sidorova

  committed
  84b352e

  Copy full SHA for 84b352e

• [CPU][RV64] Added jit_rvv impl type

  a-sidorova

  committed
  2037147

  Copy full SHA for 2037147

• [CPU][RV64] Supported Mul, Sub, Div

  a-sidorova

  committed
  ce946cc

  Copy full SHA for ce946cc

• [CPU][RV64] Implemented li for size_t

  a-sidorova

  committed
  6e9e322

  Copy full SHA for 6e9e322

• [CPU][RV64] Fixed isSupportedOp

  a-sidorova

  committed
  a1806f4

  Copy full SHA for a1806f4

• [CPU][RV64] Updated context in jit_emitter

  a-sidorova

  committed
  a3e9966

  Copy full SHA for a3e9966

• [CPU][RV64] Implemented get_max_lmul

  a-sidorova

  committed
  4166d28

  Copy full SHA for 4166d28

• [CPU][RV64] Supported aux gpr and vec for emitters

  a-sidorova

  committed
  0cf7902

  Copy full SHA for 0cf7902

• [CPU][RV64] Updated broadcasing

  a-sidorova

  committed
  e55b0ee

  Copy full SHA for e55b0ee

• [CPU][RV64] Implemented ReLU

  a-sidorova

  committed
  9726172

  Copy full SHA for 9726172