include all our kernels in the csv

opencompl · Nov 6, 2023 · 58558b3 · 58558b3
1 parent c5f79ad
commit 58558b3
Show file tree

Hide file tree

Showing 25 changed files with 74 additions and 1 deletion.
diff --git a/kernels/Makefile b/kernels/Makefile
@@ -1,6 +1,11 @@
 
 FOLDERS =
+FOLDERS += conv2d_d1_s1_3x3
 FOLDERS += dense
 FOLDERS += dsum
+FOLDERS += fill
+FOLDERS += matmul
+FOLDERS += pooling_nchw_max_d1_s2_3x3
+FOLDERS += relu
 
 include ./Makefile.folders
diff --git a/kernels/conv2d_d1_s1_3x3/1x8x8x1xf64/cycles.csv b/kernels/conv2d_d1_s1_3x3/1x8x8x1xf64/cycles.csv
@@ -0,0 +1 @@
+linalg,3932
diff --git a/kernels/conv2d_d1_s1_3x3/Makefile b/kernels/conv2d_d1_s1_3x3/Makefile
@@ -0,0 +1,5 @@
+
+FOLDERS =
+FOLDERS += 1x8x8x1xf64
+
+include ../Makefile.folders
diff --git a/kernels/conv2d_d1_s1_3x3/cycles.csv b/kernels/conv2d_d1_s1_3x3/cycles.csv
@@ -0,0 +1 @@
+1x8x8x1xf64,linalg,3932
diff --git a/kernels/cycles.csv b/kernels/cycles.csv
@@ -1,3 +1,4 @@
+conv2d_d1_s1_3x3,1x8x8x1xf64,linalg,3932
 dense,8x8xf64,linalg,7075
 dsum,8x16xf32,baseline,1202
 dsum,8x16xf32,noalias,1202
@@ -6,3 +7,14 @@ dsum,8x16xf32,ssr1d_frep1d,187
 dsum,8x16xf32,ssr2d,273
 dsum,8x16xf32,linalg,1089
 dsum,8x16xf32,scf,1227
+fill,16x16xf64,baseline,370
+fill,16x16xf64,linalg,370
+matmul,8x8xf64,baseline,4230
+matmul,8x8xf64,linalg,6214
+pooling_nchw_max_d1_s2_3x3,1x16x16x1xf64,linalg,2311
+relu,16x16xf64,baseline,1339
+relu,16x16xf64,ssr,846
+relu,16x16xf64,ssr_frep,327
+relu,16x16xf64,ssr_frep_unroll,334
+relu,16x16xf64,linalg,1337
+relu,16x16xf64,snitch_stream,322
diff --git a/kernels/fill/16x16xf64/cycles.csv b/kernels/fill/16x16xf64/cycles.csv
@@ -1,2 +1,2 @@
 baseline,370
-linalg,37
+linalg,370
diff --git a/kernels/fill/Makefile b/kernels/fill/Makefile
@@ -0,0 +1,5 @@
+
+FOLDERS =
+FOLDERS += 16x16xf64
+
+include ../Makefile.folders
diff --git a/kernels/fill/cycles.csv b/kernels/fill/cycles.csv
@@ -0,0 +1,2 @@
+16x16xf64,baseline,370
+16x16xf64,linalg,370
diff --git a/kernels/matmul/8x8xf64/baseline.csv b/kernels/matmul/8x8xf64/baseline.csv
@@ -0,0 +1 @@
+4230
diff --git a/kernels/matmul/8x8xf64/cycles.csv b/kernels/matmul/8x8xf64/cycles.csv
@@ -0,0 +1,2 @@
+baseline,4230
+linalg,6214
diff --git a/kernels/matmul/8x8xf64/linalg.csv b/kernels/matmul/8x8xf64/linalg.csv
@@ -0,0 +1 @@
+6214
diff --git a/kernels/matmul/Makefile b/kernels/matmul/Makefile
@@ -0,0 +1,5 @@
+
+FOLDERS =
+FOLDERS += 8x8xf64
+
+include ../Makefile.folders
diff --git a/kernels/matmul/cycles.csv b/kernels/matmul/cycles.csv
@@ -0,0 +1,2 @@
+8x8xf64,baseline,4230
+8x8xf64,linalg,6214
diff --git a/kernels/pooling_nchw_max_d1_s2_3x3/1x16x16x1xf64/cycles.csv b/kernels/pooling_nchw_max_d1_s2_3x3/1x16x16x1xf64/cycles.csv
@@ -0,0 +1 @@
+linalg,2311
diff --git a/kernels/pooling_nchw_max_d1_s2_3x3/Makefile b/kernels/pooling_nchw_max_d1_s2_3x3/Makefile
@@ -0,0 +1,6 @@
+
+
+FOLDERS =
+FOLDERS += 1x16x16x1xf64
+
+include ../Makefile.folders
diff --git a/kernels/pooling_nchw_max_d1_s2_3x3/cycles.csv b/kernels/pooling_nchw_max_d1_s2_3x3/cycles.csv
@@ -0,0 +1 @@
+1x16x16x1xf64,linalg,2311
diff --git a/kernels/relu/16x16xf64/baseline.csv b/kernels/relu/16x16xf64/baseline.csv
@@ -0,0 +1 @@
+1339
diff --git a/kernels/relu/16x16xf64/cycles.csv b/kernels/relu/16x16xf64/cycles.csv
@@ -0,0 +1,6 @@
+baseline,1339
+ssr,846
+ssr_frep,327
+ssr_frep_unroll,334
+linalg,1337
+snitch_stream,322
diff --git a/kernels/relu/16x16xf64/linalg.csv b/kernels/relu/16x16xf64/linalg.csv
@@ -0,0 +1 @@
+1337
diff --git a/kernels/relu/16x16xf64/snitch_stream.csv b/kernels/relu/16x16xf64/snitch_stream.csv
@@ -0,0 +1 @@
+322
diff --git a/kernels/relu/16x16xf64/ssr.csv b/kernels/relu/16x16xf64/ssr.csv
@@ -0,0 +1 @@
+846
diff --git a/kernels/relu/16x16xf64/ssr_frep.csv b/kernels/relu/16x16xf64/ssr_frep.csv
@@ -0,0 +1 @@
+327
diff --git a/kernels/relu/16x16xf64/ssr_frep_unroll.csv b/kernels/relu/16x16xf64/ssr_frep_unroll.csv
@@ -0,0 +1 @@
+334
diff --git a/kernels/relu/Makefile b/kernels/relu/Makefile
@@ -0,0 +1,5 @@
+
+FOLDERS =
+FOLDERS += 16x16xf64
+
+include ../Makefile.folders
diff --git a/kernels/relu/cycles.csv b/kernels/relu/cycles.csv
@@ -0,0 +1,6 @@
+16x16xf64,baseline,1339
+16x16xf64,ssr,846
+16x16xf64,ssr_frep,327
+16x16xf64,ssr_frep_unroll,334
+16x16xf64,linalg,1337
+16x16xf64,snitch_stream,322