Skip to content
View naveenrnq's full-sized avatar

Block or report naveenrnq

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. IEEE_Conference_Paper IEEE_Conference_Paper Public

    Successfully accepted at IEEE Conference

  2. SPI_With_Verification SPI_With_Verification Public

    SystemVerilog

  3. Systolic_Array Systolic_Array Public

    Verilog

  4. Vehicle_monitoring_system_Simulation Vehicle_monitoring_system_Simulation Public

    Simple example to show how to design FSM based Verilog to implement security across various vehicles.

    Verilog

  5. Assignment_I2C-A51 Assignment_I2C-A51 Public

    SystemVerilog

  6. Assignment-5-UART-A41.sv Assignment-5-UART-A41.sv Public

    SystemVerilog