GitHub - lyraei/SPI-Module-in-SystemVerilog: Master and Slaves modules connected via SPI interface

lyraei / SPI-Module-in-SystemVerilog Public

Notifications You must be signed in to change notification settings
Fork 0
Star 1

Master and Slaves modules connected via SPI interface

1 star 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 8 Commits
MODEL		MODEL
RTL		RTL
TEST		TEST
WORK		WORK
.gitignore		.gitignore
README.md		README.md

Repository files navigation

SPI protocol with master communicating with 3 slaves with watchdogs

About

Master and Slaves modules connected via SPI interface

Report repository

Releases

No releases published

Packages

No packages published

Languages