Skip to content
View lucasbrasilino's full-sized avatar

Block or report lucasbrasilino

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. net2axis net2axis Public

    Verilog network module. Models network traffic from pcap to AXI-Stream

    Verilog 23 10

  2. axis_exec_op axis_exec_op Public

    Verilog module for executing logic operations over AXI4-Stream interface data.

    Verilog 9

  3. cocotbext-blk-mem-gen cocotbext-blk-mem-gen Public

    Xilinx Block Memory Generator Model for Cocotb

    Verilog 1

  4. ZCU102-Ethernet ZCU102-Ethernet Public

    Forked from Xilinx-Wiki-Projects/ZCU102-Ethernet

    Fork from Xilinx's repo plus designs ported to other Vivado versions.

    C

  5. axi_ethernet_bridge axi_ethernet_bridge Public

    A bridge IP for interconnecting Xilinx's AXI Ethernet Subsystems (used with EthernetFMC).

    Verilog 1 2

  6. uioctl uioctl Public

    Forked from leaflabs/uioctl

    utility for debugging Linux UIO ("Userspace I/O") devices

    C