Skip to content

Commit

Permalink
[dd, aon_timer] Pruning DD exclusion file after RTL updates
Browse files Browse the repository at this point in the history
After RTL changes to prim_reg_cdc_arb the exclusion file needed to be trimmed
and regenerated in order for VCS to reapply the exclusions correctly

Signed-off-by: Antonio Martinez Zambrana <[email protected]>
  • Loading branch information
antmarzam committed Feb 19, 2025
1 parent d648e51 commit f6e60e3
Showing 1 changed file with 11 additions and 17 deletions.
28 changes: 11 additions & 17 deletions hw/ip/aon_timer/dv/cov/aon_timer_unr_manually_excluded_excl.el
Original file line number Diff line number Diff line change
Expand Up @@ -4,9 +4,9 @@
//
//==================================================
// This file contains the Excluded objects
// Generated By User: antonio
// Generated By User: amz
// Format Version: 2
// Date: Wed Dec 18 17:15:12 2024
// Date: Tue Feb 18 17:06:26 2025
// ExclMode: default
//==================================================
CHECKSUM: "1706182284 132761700"
Expand All @@ -15,28 +15,22 @@ ANNOTATION: "tl_i.d_user is hardcoded to 0x0 "
Block 1 "461445014" "assign rsp_intg = tl_i.d_user.rsp_intg;"
ANNOTATION: "tl_i.d_user is hardcoded to 0x0"
Block 2 "2643129081" "assign data_intg = tl_i.d_user.data_intg;"
CHECKSUM: "2815520955 4109606122"
CHECKSUM: "2159294641 1137251276"
INSTANCE: tb.dut.u_reg.u_wkup_count_hi_cdc.u_arb
ANNOTATION: "It can't be hit because dst_update_ack won't be set prior to dst_update_req"
Condition 3 "3080886878" "(gen_wr_req.dst_update_req && gen_wr_req.dst_update_ack) 1 -1" (1 "01")
CHECKSUM: "2815520955 4109606122"
ANNOTATION: "It can't be hit because the case where dst_req=1 and dst_lat_d=1 is covered in the branch above."
Condition 4 "3463529776" "(((!gen_wr_req.dst_req)) && gen_wr_req.dst_lat_d) 1 -1" (1 "01")
CHECKSUM: "2159294641 1137251276"
INSTANCE: tb.dut.u_reg.u_wkup_count_lo_cdc.u_arb
ANNOTATION: "It can't be hit because dst_update_ack won't be set prior to dst_update_req"
Condition 3 "3080886878" "(gen_wr_req.dst_update_req && gen_wr_req.dst_update_ack) 1 -1" (1 "01")
ANNOTATION: "It can't be hit because the case where dst_req=1 and dst_lat_d=1 is covered in the branch above."
Condition 5 "593451913" "(((!gen_wr_req.dst_req)) && gen_wr_req.dst_lat_d) 1 -1" (1 "01")
CHECKSUM: "2815520955 4109606122"
Condition 4 "3463529776" "(((!gen_wr_req.dst_req)) && gen_wr_req.dst_lat_d) 1 -1" (1 "01")
CHECKSUM: "2159294641 1137251276"
INSTANCE: tb.dut.u_reg.u_wdog_count_cdc.u_arb
ANNOTATION: "It can't be hit because dst_update_ack won't be set prior to dst_update_req"
Condition 3 "3080886878" "(gen_wr_req.dst_update_req && gen_wr_req.dst_update_ack) 1 -1" (1 "01")
ANNOTATION: "It can't be hit because the case where dst_req=1 and dst_lat_d=1 is covered in the branch above."
Condition 5 "593451913" "(((!gen_wr_req.dst_req)) && gen_wr_req.dst_lat_d) 1 -1" (1 "01")
CHECKSUM: "2815520955 4109606122"
Condition 4 "3463529776" "(((!gen_wr_req.dst_req)) && gen_wr_req.dst_lat_d) 1 -1" (1 "01")
CHECKSUM: "2159294641 1137251276"
INSTANCE: tb.dut.u_reg.u_wkup_cause_cdc.u_arb
ANNOTATION: "It can't be hit because dst_update_ack won't be set prior to dst_update_req"
Condition 3 "3080886878" "(gen_wr_req.dst_update_req && gen_wr_req.dst_update_ack) 1 -1" (1 "01")
ANNOTATION: "It can't be hit because the case where dst_req=1 and dst_lat_d=1 is covered in the branch above."
Condition 5 "593451913" "(((!gen_wr_req.dst_req)) && gen_wr_req.dst_lat_d) 1 -1" (1 "01")
Condition 4 "3463529776" "(((!gen_wr_req.dst_req)) && gen_wr_req.dst_lat_d) 1 -1" (1 "01")
CHECKSUM: "3643792208 1147758610"
INSTANCE: tb.dut.u_reg.u_wkup_count_hi_cdc.u_arb.gen_wr_req.u_dst_update_sync
ANNOTATION: "src_ack becomes one 1-cycle after dst_ack goes high. Since dst_ack_i is wired to dst_req_o, it means src_ack_o can't be set until after src_req_i is set."
Expand Down

0 comments on commit f6e60e3

Please sign in to comment.