[toolchain] Enable LLD, LTO and minsize by default #6447
Triggered via pull request
February 23, 2025 20:44
Status
Success
Total duration
2h 19m 10s
Artifacts
31
ci.yml
on: pull_request
Lint (quick)
3m 36s
Earl Grey for CW310 Hyperdebug
/
Build bitstream
1h 7m
Lint (slow)
11m 0s
Build documentation
5m 35s
Airgapped build
11m 4s
Verible lint
1m 8s
Run OTBN smoke Test
2m 51s
Run OTBN crypto tests
2m 43s
Verilated English Breakfast
3m 45s
Verilated Earl Grey
1h 4m
CW305's Bitstream
2m 45s
Build Docker Containers
2m 38s
Build and test software
20m 18s
Build and test Darjeeling software
3m 59s
QEMU smoketest
2m 34s
Hyper310 ROM_EXT Tests
/
FPGA test
15m 7s
CW310 SiVal Tests
/
FPGA test
26m 34s
CW310 SiVal ROM_EXT Tests
/
FPGA test
31m 55s
CW310 Manufacturing Tests
/
FPGA test
27m 30s
CW310 Test ROM Tests
/
FPGA test
3m 35s
CW310 ROM Tests
/
FPGA test
36m 41s
CW340 Test ROM Tests
/
FPGA test
4m 0s
CW340 ROM Tests
/
FPGA test
45s
CW340 ROM_EXT Tests
/
FPGA test
5m 31s
CW340 SiVal Tests
/
FPGA test
17m 39s
CW340 SiVal ROM_EXT Tests
/
FPGA test
5m 15s
CW340 Manufacturing Tests
/
FPGA test
39m 17s
Cache bitstreams to GCP
0s
Verify FPGA jobs
26s
Annotations
3 errors
Verilated English Breakfast
Process completed with exit code 1.
|
Lint (slow)
Process completed with exit code 1.
|
Build and test software
Process completed with exit code 1.
|
Artifacts
Produced during runtime
Name | Size | |
---|---|---|
chip_englishbreakfast_cw305
|
1.38 MB |
|
execute_manuf_fpga_tests_cw310-targets
|
623 Bytes |
|
execute_manuf_fpga_tests_cw310-test-results
|
58.5 KB |
|
execute_manuf_fpga_tests_cw340-targets
|
594 Bytes |
|
execute_manuf_fpga_tests_cw340-test-results
|
56.2 KB |
|
execute_rom_ext_fpga_tests_cw310-targets
|
598 Bytes |
|
execute_rom_ext_fpga_tests_cw310-test-results
|
31 KB |
|
execute_rom_ext_fpga_tests_cw340-targets
|
427 Bytes |
|
execute_rom_ext_fpga_tests_cw340-test-results
|
7.03 KB |
|
execute_rom_fpga_tests_cw310-targets
|
1.73 KB |
|
execute_rom_fpga_tests_cw310-test-results
|
45.5 KB |
|
execute_rom_fpga_tests_cw340-targets
|
162 Bytes |
|
execute_rom_fpga_tests_cw340-test-results
|
201 Bytes |
|
execute_sival_fpga_tests_cw310-targets
|
784 Bytes |
|
execute_sival_fpga_tests_cw310-test-results
|
37.5 KB |
|
execute_sival_fpga_tests_cw340-targets
|
514 Bytes |
|
execute_sival_fpga_tests_cw340-test-results
|
40.9 KB |
|
execute_sival_rom_ext_fpga_tests_cw310-targets
|
2.27 KB |
|
execute_sival_rom_ext_fpga_tests_cw310-test-results
|
186 KB |
|
execute_sival_rom_ext_fpga_tests_cw340-targets
|
449 Bytes |
|
execute_sival_rom_ext_fpga_tests_cw340-test-results
|
19.9 KB |
|
execute_test_rom_fpga_tests_cw310-targets
|
326 Bytes |
|
execute_test_rom_fpga_tests_cw310-test-results
|
3.26 KB |
|
execute_test_rom_fpga_tests_cw340-targets
|
258 Bytes |
|
execute_test_rom_fpga_tests_cw340-test-results
|
45.2 KB |
|
partial-build-bin-chip_earlgrey_cw310
|
5.99 MB |
|
partial-build-bin-chip_earlgrey_cw310_hyperdebug
|
5.99 MB |
|
partial-build-bin-chip_earlgrey_cw340
|
10 MB |
|
sw_build_test-test-results
|
247 KB |
|
verilated_englishbreakfast
|
7.02 MB |
|
verilator_earlgrey-test-results
|
9.06 KB |
|